

# Analysis of the 1<sup>st</sup> batch testing

*V. Boudry\**, *S. Callier*, *M. Louzir*, *J. Nanni*, *Y. Cheng*

**Institut Polytechnique de Paris**

*LR*

***CALICE meeting***

***22/09/2023, SiW-ECAL tech meeting***

# Purpose

Chip testing prior to soldering :

- Few ASICs are bad (1-2%) but this varies and age might come in
- FEV cards are expensive (1000€/pc,  $\supset$  ASICs), even more when equipped with wafers (5000€)
- defective ASICs  $\rightarrow$  dead zones, noise propagation

Until now:

- basic testing : powering, correct configuration in and reading, data out (on noise)

This work:

- check for all the basic fonctionnalités
- list defects (chip- or channel-wise) and establish statistics (and correlations)

# SKIROC2 test bench at $\Omega$ mega

© S. Callier

LV power supply

WF Generator



Keithley  
Multimeter

USB

PC

## Test Card ( $\Omega$ mega+Kyushu)


- 1 Socket
- 1 FPGA
- 1 ADC
- Connectors
- USB R/O



## Socket

- IRONWOOD CBT-BGA-6036.
- Screw (+ paper buffers)

# NCAP packaging




- 460 pieces; 400 remaining
- Thinner
- Labelled



# Measurements

LabView testing SW : Digital & Analogue probing ⌚ 9 mins per ASIC (optim) © S. Callier

- Powering
- Fine Thr Adjust /ch
- VDC Pre-Amp /ch
- VDC Fast Shaper /ch
- VDC Slow-Shaper /ch
- G1, G10
- Probe & SCA
- DAC Thr scan / ch
- Pedestal
- MIP (4fC)



DAC Scan with probe:

- auto-gain (GS)
- Global Thr.

TDC Delay scan /ch

Analog Readout/ch

AutoTrigger delayed by FPGA

– HG : 0, 10, 30, 100 fC

– LG: 700 fC





AutoGain efficiency  
(SCA 0–14) Qinj = 700fC

Eff. per Ch. vs Gain code

ADC <SCA0–14>/ch  
Qinj = 700fC

– HG, LG, TDC(SCA0)

# Examples of errors



46 chips tested

Count - Rems	Statut			
Remarks	BAD	OK	OK but	Total Result
1 channel 60 (61e) with abnormal pedestal			1	1
Noisy (ERREUR alim 6.3V et -7V off)			2	2
Thr DAC not working	1			1
fine scan of DAC_GS not working		1		1
multi problems	2			2
no digital data (ADC); 23e voie off	1			1
No probe register V_BG = 1.873; I_3V3 = 695m !!!	1			1
pb preamp	2			2
pb probes; internals OK			1	1
pbm de probe reg. court circuit FS ? Conso 160mA; pbm SCA 8 ?	1			1
(empty)				
<b>Total Result</b>	<b>8</b>	<b>2</b>	<b>3</b>	<b>13</b>

	Data	
Statut	Count - Statut	Count - Statut
BAD	8	17 %
OK	35	76 %
OK but	3	7 %
<b>Total Result</b>	<b>46</b>	<b>100 %</b>

## 400 ASICs

— 105 tested

Statut	Data	
	Count - Statut	Count - Statut
BAD	3	3 %
OK	85	81 %
OK but	11	10 %
RE	6	6 %
<b>Total Result</b>	<b>105</b>	<b>100 %</b>

Count - Rems	Statut			
	BAD	OK	OK but	RE
<b>Rems</b>				
8mA de consommation	1			
Multiple problems; a étudier	1			
issue with DAC_GS ?				1
Noisy (alim OFF so... normal) --> A re tester				4
low pedestal (~176)				1
No analogue output		10		
OK mais pas de sortie analogique (alim OFF donc normal) --> A re tester				2
No digital output	1			
pas de TDC ni de sortie analogique (peut être problème de cablage de l'injection)				1
problème injection + TDC voie 29				1
problem ch 41				1
problem ch 62				1
problem ch 49				1
quelques étrangeté sur la sortie analogique		1		
voie 12 plus bruyante (thr+20); Faire vérifier par Steph				1
voie 36 avec un offset de 30mV à corriger avec le DAC 4bits		1		
voie 36 pb SS1; no auto gain; no injection				1
voie 47 mauvaise valeur LG avec injection 700fC				1
voie 6 pb shaper				1
(empty)				
<b>Total Result</b>	<b>3</b>	<b>12</b>	<b>11</b>	<b>6</b>



# Conclusions

FEV2.1 PCBs ready for measures (then cabling)

- All component for cabling now available

ASIC testing :

- **Previously** : only basic configuration and simple readout test were performed, WITHOUT any quality check ~ response to DAQ ✓
- **Now**: Quality control is performed on all stages for all channels ! Even on non used stages for analogue readout. We are ensuring that the response of each channel is identical.
- 1<sup>st</sup> learning phase
  - Socket: Mechanically hard to handle



SKIROC2a 1<sup>st</sup> Analogue Batch Tests :  
~ 1/3 of available stock (~450).

2 packaging

- NOVAPAC: 75% GOOD, but 15% BAD. Includes some already tested (only on config-data)
- NPAC: 80% GOOD, but 3% BAD, some specific dysfunctions
  - Most errors affect only single channels
- Preliminary STAT, **worse** than reality.
  - standard settings → adjustments (e.g. thr.) possible
  - “OKbut” ASICs will be retested with tuned settings
  - requires better classification

# Full Analysis

Data has been recorded

- text format
- Example of parameters to be extracted

## ⚠ Warning ⚠

- The ASIC environment is wildly different on test bench vs on FEV
  - Pullup resistors → TDC ramps
  - PS filtering, detector capacitor (0!) → noise
  - Readout of probe by external ADC
- ⇒ Qualitative measures, not a definitive calibration (but for a few)


Granularity	Parameters	Rem
Set of ASIC's		
ASIC-wise	Temperature	optimal stabilisation time to be measured
	Power $\times 2$ (VDD, VDD_PA)	V*I during measurement
	LG ADC Ped, $\sigma$	
	HG ADC pedestal, $\sigma$	
	$\langle \text{Ped} \rangle_{\text{thr}}$ , $\langle \text{sigma} \rangle_{\text{thr}}$	from channels
Channel-wise	Low Gain ADC Ped, Sigma	From non-triggered channels, from external triggers ?
	High Gain ADC Ped, Sigma	From non-triggered channels, from external triggers ?
	Trigger Ped, sigma adcc, $\sigma$	From S-Curve : single or two-sided ?
	Relative LG ADC linearity (adcc, $\sigma$ vs Ampl)* $n$	From charge injection
	Relative HG ADC linearity (adcc, $\sigma$ vs Ampl)* $n$	From charge injection
	TDC linearity (adcc, $\sigma$ vs ns)* $n$	From charge injection $\neq$ Amplitudes ?
	Low Gain Mip response (adcc)	From Sensors
	High Gain Mip response (adcc)	From Sensors
	Threshold linearity (adcc vs DAC)	Threshold scan

# Retrieved data file: Chip # FRA 738-159

data > Test\_SK2A\_BGA\_FRA 738-159.data

```
5 Slow_Control_Register      OK
6 SCA_Read_Register         OK
7 Probe_Register           OK
8
9 I_3V3  V_BG  V_TH  V_GS
10 0,0937976  2,4989200  1,3079803  1,9394339
11
12 VDC_FS
13 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
14 1,2161662  1,2186568  1,2211954  1,2211390  1,2201431  1,2180445  1,2150118  1,2218660  1,2199741  1,2147174  1,2182692  1,2210182
15
16 VDC_SS10
17 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
18 1,0028281  1,0049861  1,0061333  1,0052725  1,0049275  1,0038300  1,0038774  1,0053356  1,0045272  1,0041886  1,0052986  1,0039053
19
20 VDC_SS1
21 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
22 1,0049201  1,0042521  1,0060671  1,0047835  1,0035045  1,0028111  1,0046542  1,0024921  1,0047438  1,0031069  1,0049574  1,0038115
23
24 VDC_PA
25 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
26 1,9249406  1,9312833  1,8951288  1,9088952  1,9294705  1,9108778  1,8721739  1,9158122  1,9111444  1,8988010  1,8742716  1,9141055
27
28 VDC_SCA10
29 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
30 0,9991411  1,0001048  0,9995381  0,9989773  0,9967898  1,0012201  0,9964449  1,0015977  1,0000934  0,9974055  1,0004141  1,0032151
31
32 VDC_SCA1
33 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
34 0,9994429  0,9994854  0,9999536  1,0002390  0,9980254  0,9991362  0,9994906  0,9953494  0,9975675  0,9957655  1,0008029  0,9987904
35
36 DAC linearity  V_TH
37 0 1 2 4 8 16 32 64 128 256 512
38 0,8154298  0,8176452  0,8198520  0,8241404  0,8326749  0,8507235  0,8876501  0,9597801  1,1026122  1,3905303  1,9663821
39
40 DAC linearity  V_AG
41 0 1 2 4 8 16 32 64 128 256 512
42 0,8276091  0,8297366  0,8318541  0,8365022  0,8451735  0,8619108  0,8989854  0,9687146  1,1116212  1,3978217  1,9652133
43
```

# Measures



**01 ChannelScan**

- VDC\_FS/
  - VDC\_PA/
  - VDC\_SCA1/
  - VDC\_SCA10/
  - VDC\_SS1/
  - VDC\_SS10/
- Stat  
Slope  
Outliers

**02 ParameterScan**

- DAClinV\_AG/
  - DAClinV\_TH/
- Stat

**03 ChannelScan\_multiple**

- ADCValueAverage/
  - AnalogReadout/
- Stat  
Slope  
Outliers
- Fits

**04 TDCramp**

- averages/
- stats/

**05 4bDAC**

- averages/
- stats/

**06 AutoTriggerPed**

- averages/
- sigmas/
- stats/

**07 AutoTrigger4fC**

- averages/
- sigmas/
- stats/

**08 AutoGainEff**

- averages/
- excluded/
- sigmas/
- stats/

Fits

Fits per Chan


# Channel Scans:

VDC Pre-Amp /ch

VDC Fast Shaper /ch

VDC Slow-Shaper /ch

- G1, G10
- Probe & SCA




# Channel Scans: Output csv files: stats and outliers


- single measurements from 64 channels
- Find mean and standard deviation
- Fit to Gaussian by MLE (Max. Likelih. Estim) method, extract fitted mean and std

```
value_range = {'VDC_FS': [0.9, 1.7], 'VDC_SS10': [0.5, 1.5], 'VDC_SS1': [0.5, 1.5],
               'VDC_PA': [1.6, 2.4], 'VDC_SCA10': [0.5, 1.5], 'VDC_SCA1': [0.5, 1.5]}
```

ASIC	number of valid channels	mean	std	fitted mean	fitted std
738-159	64	1.2177	0.002220	1.2177	0.002203



ASIC	number of valid channels	mean	std	fitted mean	fitted std
738-202	62	1.1851	0.001506	1.1851	0.001494



- Outliers (outside 3 std from the mean)

ASIC	channel	distance
738-261	34	3.4829

ASIC	channel	distance
2127-251	34	-3.4044

Distance = (value - mean)/std

# Channel Scans: Summary VDC\_PA


- Filter by standard deviation

```
std_range = {'VDC_FS':[0,0.003], 'VDC_SS10':[0,0.002], 'VDC_SS1':[0,0.02],
            'VDC_PA':[0, 0.02], 'VDC_SCA10':[0,0.004], 'VDC_SCA1':[0,math.inf]}
```

- Total no. of ASICs: 156
- valid ASICs: 152

ASICs of filtered std outliers:

ASIC	std
27	2127-209 0.039015
55	738-264 0.029789
61	2127-178 0.031462
143	2127-264 0.060818
total no. of ASICs: 156	
number of excluded ASICs: 4	
number of valid ASICs: 152	



# Channel Scans: Summary VDC\_SS1


- Filter by standard deviation

```
std_range = {'VDC_FS': [0, 0.003], 'VDC_SS10': [0, 0.002], 'VDC_SS1': [0, 0.02],
            'VDC_PA': [0, 0.02], 'VDC_SCA10': [0, 0.004], 'VDC_SCA1': [0, math.inf]}
```

- Total no. of ASICs: 155
- valid ASICs: 151

ASICs of filtered std outliers:

	ASIC	std
20	738-167	0.095356
87	2127-415	0.093840
114	2127-390	0.118829
150	2127-391	0.065169
total no. of ASICs: 155		
number of excluded ASICs: 4		
number of valid ASICs: 151		





# Channel Scans: Summary VDC\_SS10







- Filter by standard deviation

```
std_range = {'VDC_FS': [0, 0.003], 'VDC_SS10': [0, 0.002], 'VDC_SS1': [0, 0.02],
            'VDC_PA': [0, 0.02], 'VDC_SCA10': [0, 0.004], 'VDC_SCA1': [0, math.inf]}
```

- Total no. of ASICs: 156
- valid ASICs: 153







ASICs of filtered std outliers:

	ASIC	std
1	738-202	0.009274
34	738-15_	0.067224
142	738-264	0.035039
total no. of ASICs: 156		
number of excluded ASICs: 3		
number of valid ASICs: 153		



# Channel Scans: dependence on packaging VDC\_FS

- Particular **VDC\_FS**
- 39 ASICs “outside” the Gaussian in filtered std
- Different **packaging**
- Total no. of ASICs: 155
- valid ASICs: 144



ASICs of filtered std outliers:

	ASIC	std
34	2127-254_chn62off	0.003949
37	2127-264_chn41off	0.045919
43	2127-282	0.005098
63	738-264	0.016618
70	2127-129	0.057840
80	2127-254	0.003949
85	2127-177	0.004103
94	2127-264	0.046293
103	2127-129_chn6off	0.057476
117	2127-262	0.030707
149	2127-256	0.006103

total no. of ASICs: 155








number of excluded ASICs: 11

number of valid ASICs: 144

# Channel Scans: 2 groups of mean data SCA1

- Notch of data that is “outside” Gaussian in mean and filtered std as in **red circle**
- Scatter plots show correlation between mean and std.
- Total no. of ASICs: 155
- valid ASICs: 155








a) VDC\_SCA1: Scatter fitted mean vs. std (filtered)




# Channel Scans: 2 groups of mean data SCA10

- Notch of data that is “outside” Gaussian in mean and filtered std as in **red circle**
- Scatter plots show correlation between mean and std.
- Total no. of ASICs: 156
- valid ASICs: 155

ta) VDC\_SCA10: Scatter fitted mean vs. std (filtered)



# Single Output Parameter Scans:



DAC Scan with probe:

- auto-gain (GS)
- Global Thr.

# Parameter scan: retrieved data file


DAC linearity											V_TH						
0	1	2	4	8	16	32	64	128	256	512							
0,8185536			0,8209090			0,8229595			0,8273524		0,8362206	0,8543637	0,8898767	0,9599614	1,1015056	0	1,9504651

- Scan of individual  $2^n$  weights
- Linear fit with
  - y-intercept = voltage value at DAC = 0**
  - excluding zeros (if  $V_0 = 0$  [ $\equiv$  no measure], extrapolate)
  - Extract slope

738-166: DAClinV\_TH



Equation of the linear fit:

Voltage =  $0.0022108238079647283 * \text{DAC} + 0.8185536$



# Parameter scan: Analysis of a single chip

- **Ratio** = residual/slope: **how well the fit is**
- slope = smallest step of voltage when changing DAC value



# Parameter scan: output file

ASIC	V0 != 0	Fitted slope	Max abs. residual/slope ratio	V0(intercept)
738-159	TRUE	0.002247538	0.327114922	0.8154298

Step: V1-V0	Step: V2-V0	Step: V3-V0	Step: V4-V0	Step: V5-V0	:
0.0022154	0.0044222	0.0087106	0.0172451	0.0352937	
Step: V6-V0	Step: V7-V0	Step: V8-V0	Step: V9-V0	Step: V10-V0	
0.0722203	0.1443503	0.2871824	0.5751005	1.1509523	


- Steps of

⇒ Values to find the DAC value for a targetted  $V_{thr}$ .




# Parameter scan: Summary analysis of DAClinV\_AG


DAClinV\_AG: Fitted slope



DAClinV\_AG: Max abs. residual/slope ratio




DAClinV\_AG: V0




Scatter plot showing correlation of slope and V0 with ratio:  
→ failed fits / measures

Slope vs ratio






V0 vs. ratio



# Parameter scan: Problem shoot (738-161: DAClinV\_AG)

DAC linearity	V_AG											
0	1	2	4	8	16	32	64	128	256	512		
2,0640459	2,0663909	2,0673200	2,0680968	2,0685892	2,0689519	2,0692666	2,0696222	2,0699148	2,0701681	2,0704014		




738-161: DAClinV\_AG

Equation of the linear fit:


$$\text{Voltage} = 1.7842507510690275e-05 * \text{DAC} + 2.0640459$$

# Parameter scan: Summary analysis of DAClinV\_AG


DAClinV\_AG: Fitted slope\_filtered(ratio<2)



DAClinV\_AG: Max abs. residual/slope ratio\_filtered(ratio<2)



DAClinV\_AG: V0\_filtered(ratio<2)




Filtered ratio < 2


total number of ASICs: 154  
number of excluded ASICs: 25  
number of valid ASICs: 129

**Large number of outliers**  
**BUT not a critical parameter**




Slope vs ratio\_filtered(ratio<2)



V0 vs. ratio\_filtered(ratio<2)



# Parameter scan: Summary analysis of DAClinV\_TH



DAClinV\_TH, Filtered by ratio < 2



excluded ASICs: (ratio >=2):

	ASIC	Max abs. residual/slope ratio
3	738-251	636.565522
23	2127-407	265.956669
74	2127-403	2.365320
131	2127-274	236.147975








total number of ASICs: 154

number of excluded ASICs: 4

number of valid ASICs: 150



# Multiple scans : ADCValueAverage\_HG, LG, TDC



ADCValueAverage\_HG

ASICs of excluded std > 50:		
ASIC	std	
43	2127-419	53.245415
50	738-162	70.334388
53	738-202	59.213116
total no. of ASICs: 152		
number of excluded ASICs: 3		
number of valid ASICs: 149		

Small correlation  $\mu$  vs  $\sigma$

ADCValueAverage\_LG




ASICs of excluded std > 7:		
ASIC	std	
48	2127-129	59.860187
84	738-208	10.947021
118	738-202	60.739058
121	738-162	46.765425
129	2127-419	8.063264
total no. of ASICs: 151		
number of excluded ASICs: 5		
number of valid ASICs: 146		

No correlation  $\mu$  vs  $\sigma$

No outliers

No correlation

# Multiple scans : AnalogReadout HG at 0, 10, 30, 100 fC LG at 700 fC





AnalogReadout\_0fC

ASICs of excluded std > 20:

ASIC	std
24 738-163	452.289390
92 738-202	26.340037
121 738-208	442.235793

total no. of ASICs: 129  
number of excluded ASICs: 3  
number of valid ASICs: 126





AnalogReadout\_10fC

ASICs of excluded std > 6.5:

ASIC	std
33 2127-264	6.946222

total no. of ASICs: 126  
number of excluded ASICs: 1  
number of valid ASICs: 125





AnalogReadout\_30fC

ASICs of excluded std > 10:

ASIC	std
2 738-255	10.581287
21 2127-209	13.541681
29 2127-203	16.654150
58 2127-264	30.352849
65 2127-119	20.137424
70 738-202	60.223888
103 2127-282	10.750523

total no. of ASICs: 127  
number of excluded ASICs: 7  
number of valid ASICs: 120





AnalogReadout\_100fC

ASICs of excluded std > 20:

ASIC	std
4 2127-119	83.865882
14 2127-264	120.157189
66 738-255	51.588622
81 2127-203	76.801300
95 738-202	74.183556
96 2127-282	22.079903
102 2127-289	74.318179

total no. of ASICs: 127  
number of excluded ASICs: 7  
number of valid ASICs: 120



AnalogReadout\_LG\_700fC

ASICs of excluded std > 6.5:


ASIC	std
26 2127-119	7.156815
31 738-202	72.004006
35 738-202	1438.964116
46 2127-282	23.558276
56 738-254	19.230216
76 738-255	26.255830
98 2127-398	205.432661
121 2127-275	21.799308

total no. of ASICs: 126  
number of excluded ASICs: 8  
number of valid ASICs: 118

**No syst. outliers overlaps (but 738-202)**

# Channel-wise analysis

Thr scan over Pedestals




Parameters: **position and width, maximum, upper position at 5%, offsets at start**

Parameters extraction:

- find the middle of the points at the maximum (in case there are several)
- Exclude channels not starting  $\leq 20\%$  or ending  $\geq 20\%$ . Mark them for reporting
- Look down and up to find the (linearly) extrapolated positions at half the maximum (FWHM = Full Width at Half max)
- Calculate the width from FWHM.
- From the maximum position up, find the (linearly) extrapolated position at 5% of max
- Offset (start value) of the 1st point.

Thr scan over 1 mip (4fC)




Parameters: **position, width, maximum, position at minimum before maximum for each channel**

Parameters extraction:

1. position = find the middle of the points at the maximum (in case there are several)
  - exclude channels ending  $\geq 20\%$ . Mark them for reporting
2. width: look down and up to find the (linearly) extrapolated positions at half the maximum (FWHM = Full Width at Half max). width = half the distance
4. minimum: From the maximum position down, find the position of the minimum

AutoGain thr. scan over 700fC



Parameters: **position** of the 50% efficiency for each of the 64 channels, **width**

Parameters extraction:

Find last point  $\geq 50\%$  (called `pt_before`), the next point is the `pt_fater`.


- exclude channels not starting  $\geq 75\%$  or ending  $\geq 25\%$ .
- extrapolate between the 2 points to find the position at 50%
- calculate the width(scale) assuming the 2 points are on an error function :

Linear interpolations between the 2 points to points of efficiency = 65% and 35%,

width = distance between them




# Thr. scan over Pedestals

Follows the pedestal measurement :  
NOVAPAC (old, "738") noiser than NPAC (new, "2127")








No clear noiser channel

- Triggered at start
- 5% position vs Chan\_id






# Thr. Scan over 4fC






Non-gaussian distributions

— Methods need improvement



2127-267

# TDC Scan



ASICs of excluded slopes:

ASIC	slope filtered	mean
3	2127-203_	NaN
22	738-264	NaN
46	2127-249	NaN
60	738-202	NaN
75	738-208	NaN
93	2127-129	NaN
98	2127-264	NaN
133	2127-189	NaN

total no. of ASICs: 156  
 number of excluded ASICs: 8  
 number of valid ASICs: 148


ASICs of excluded intercepts:

ASIC	intercept filtered	mean
3	2127-203_	NaN
22	738-264	NaN
46	2127-249	NaN
60	738-202	2371.9275
93	2127-129	2511.3951
...		


number of excluded ASICs: 7  
 number of valid ASICs: 149

No obvious outliers overlaps

# Test of FEV board with HV + tapped babywafer




**but failed HV connection**




# Threshold scan on FEV

## All ASICs



## ASIC 11 (with wafers)



⚠ Very preliminary ⚠

# Conclusion of first batch testing of SK2 ASICs

**Data analyzed from ~151 chips** (46 NOVAPAC, 105 NPAC)

- **⚠ some double counting in analysis → to be consolidated**
  - Some measurements need to be redone (SW improved)

**Channel Scans** (single measurement by external device from 64 channels)

- **Non Gaussian distribution of std in VDC\_FS,**
  - Fast shaper → packaging 738 (NOVAPAC) twice the std of 2127 (NPAC)

**Full analysis of all measurement ✓ → stored in CSV files**

- individual analysis ✓ (4fC injection to be improved)
- Look for correlations between different measures of related quantities (ped position and width)

**Power consumption** value not yet looked at !

**List of outliers:** ready, but *need to be consolidated*

**~300 ASICs not yet tested**

# 738-202 : Injection failure ?

