

Status Report

DEPFET Active Pixel Sensors for the ILC

Laci Andricek

for the DEPFET Collaboration
(www.depfet.org)



UNIVERSITÄT
MANNHEIM


RWTH AACHEN
UNIVERSITY

universität**bonn**
RHEINISCHE-FRIEDRICH-WILHELMS-UNIVERSITÄT


● The DEPFET ILC VTX Project




✓ steering chips Switcher




✓ thinning technology





✓ Simulation




✓ sensor development




✓ radiation tolerance



✓ r/o chips Curo



✓ beam test



● Outline




- The new Switcher
- System Performance - Beam Test
- Improving the DEPFET Pixel Cell - New Production
- Thinning Technology - Latest Results

- Summary

● ILC Prototype System



Gate
Switcher



DEPFET Matrix
64x128 pixels, 33 x 23.75 μm^2

Clear
Switcher

Current Readout
CUROI2

- 2 analog MUX outputs with
- 64 channels each
- Can switch up to 25 V
- 0.8 μm AMS HV technology

radhard version submitted
→ P.Fischer @ Vertex06

- current based 128 channel readout chip
- 50 MHz band width in the f/e
- On-chip pedestal subtraction by switched current technique (CDS)
- Real time hit finding and zero suppression
- 0.25 μm CMOS technology (radhard design)


● Switcher 3 Layout (submitted 16.8.06)



Main features:

- 128 channels
- Radiation Hardness ⇒ use $\leq 0.35\mu\text{m}$ technology ('3.3V') with enclosed layouts etc.
- 10V swing ⇒ use stacked transistors
- 'zero' standby current ⇒ use ac coupling in 'level shifters'

- Flexible sequencer
- Pad geometry for bump bonding (gold stud for prototypes)
- Minimum number of control / power signals





full chip:
5.8 x 1.24 mm²

slim enough to fit on
the "balcony" of the ladder

● Results of Test Chip SW3T



- Test chip with various switch designs has been submitted and tested.
- High voltage technology (AMS H35, 4M) has been used to separate wells.




Supply = 3+3+3 = 9V, $C_{load} \sim 15\text{pF}$


● First Irradiation Results: Test Chip SW3T




X-ray irradiation (as Switcher 2) up to ~600 krad, ($V_{GS} = 3V$)






stacked 'normal' annular NMOS



'HV' NMOS:
thin gate oxide,
extended thick drain,
enclosed gate



'HV' NMOS,
normal layout



No (significant) threshold shift or leakage current for annular structures!!

● Test Beam(s)



- : 5 test beam periods have been done in the past
 - 3 x @ DESY (1-6 GeV e^-) – spatial resolution limited by multiple scattering to $\sim 6\mu\text{m}$ for us.
 - 2 x @ CERN (120 GeV π) – August and October 2006. Analysis in progress...

- : Reference system is the 4 layer Silicon strip telescope (Bonn)
(double sided strip detectors, 50 μm pitch)

- : Sensors are
 - 450 μm** thick (mip = 36ke)
 - min. pixel size = **33x23.75 μm^2**
 - various DEPFET variations have been studied


- : Speed:
 - Clearing in 20ns
 - Sample-clear-sample in CURO: ~ 240 ns (This would give a 4 MHz row rate)
 - Non-zero suppressed readout (mostly) ~ 800 $\mu\text{s}/\text{frame}$ (128 rows) $\rightarrow \sim 6$ $\mu\text{s}/\text{row}$

In the recent CERN test beam, a **beam telescope of 5 DEPFET planes** has been successfully operated!

● Zero suppression




read and transfer all data



laser spot

noisy rows


0-suppression at work



test pulses, current injected in the front end


...well... it works!!
Has been used in the CERN test beams, let's wait for the results...

● Test Beam Setup (at CERN)






2 strip planes

5 (!) DEPFET planes



2 strip planes

● Test Beam at DESY, Jan. '06




(Jaap Velthuis)

- Noise is determined from pedestal variations
- Seed pixel has signal $>5\sigma$ in central area
- Add neighbours if signal $\geq 2\sigma$
- charge mostly confined in 3x3 cluster


- S/N $\approx 110..115$ (for 450 μm sensor!)
- Noise about 230 - 300 e- ENC

Usual suspects: system x-talk
 CURO, external I2V converter...
 There is still room for improvement


Efficiency & Position resolution



$$\text{Purity} = \frac{\text{Number of clusters with tracks}}{\text{Total number of clusters}}$$



$$\text{Efficiency} = \frac{\text{Number of tracks with cluster}}{\text{Total number of tracks}}$$



(Jaap Velthuis)



For 5 σ seed cut

- Efficiency $\approx 99.96\%$
- Purity $\approx 99.6\%$

First preliminary result from CERN test beam,
 129 GeV π , $33 \times 23.75 \mu\text{m}^2$ pixels
position resolution $\approx 2 \mu\text{m}$

● New DEPFET Generation 'PXD5'



- Mostly use 'baseline' linear DEPFET geometry
- Build **larger matrices**
 - Long matrices (full ILC drain length)
 - Wide matrices (full Load for Switcher Gate / Clear chips)
- Try new DEPFET variants:
 - reduce **clear voltages** (modified implantations, modified geometry)
 - Very **small** pixels ($20\mu\text{m} \times 20\mu\text{m}$)
 - Increase internal **amplification** (g_q)
- Add some bump bonding test structures



Internal amplification g_q




$$g_q = \frac{dI_D}{dQ} = -\frac{\mu_p}{L^2} (V_{GS} - V_{th}) \quad (\text{neglecting short channel effects})$$



As long as noise is dominated by r/o chip \rightarrow S/N linear with g_q

PXD4 has $L = 6 \mu m$, some matrices in PXD5 have now $L = 4 \mu m \rightarrow$ expect factor 2 better S/N

● Thinning Technology



New: **150mm Ø wafers!**

New: Wafer bonding and thinning in **industry**


New: Processing in **HLL main lab**

Still in R&D phase:


1: process test structures on SOI wafers

2: mechanical samples

● PiN Diodes with Different Support Sides





● PiN Diodes on thin Silicon



Thin diodes have **excellent** leakage currents.


Processing of the SOI wafers and removal of handle wafer does not degrade devices!



● The 3rd round - SOI Wafers in preparation...


Alignment marks in BOX to find the partial p-implant after bonding

Implants like DEPFET config.



unstructured n+ on top
structured p+ in bond region

Diodes with various areas







Some test structures


MOS-C with various areas

4 "full size" 1st layer ladders
100x13 mm², 1 and 3 mm frame
along the long side

- Thinning : mechanical samples



● ~~Roadmap~~ Subway map towards a thin demonstrator



● Summary



- ✓ Matrices operated 'routinely' in test beams at DESY and CERN including a 5 layer DEPFET **telescope**.
- ✓ New **Switcher** submitted (rad. hard, ready for bump bonding, fast: 9V in 10ns @ 20pF).
- ✓ New sensor production with '**full size devices**' has started. Expect it back middle 2007.
- ✓ **Thinning** technology migrated to main HLL lab with excellent results using commercial vendors. Full ILC size diode structures are under way.

Unfortunately I had to skip the entire **work related to simulations**. The LDC VTX detector using "all-silicon" DEPFET ladders is now implemented in MOKKA and the results are extremely nice.



Also not mentioned is the **proton irradiation at LBNL**, which **confirmed the radiation tolerance** of the DEPFETs up to $1e12$ p/cm² and 300 krad. These single pixel structures are now in Munich waiting for evaluation of their spectroscopic performance after irradiation.

The DEPFET is well under way towards a full size thin demonstrator by 2010!

DEPFET Principle of Operation




- A p-FET transistor is integrated in each pixel
- A potential minimum for electrons is created under the channel by sideward depletion
- Electrons are collected in the "internal gate" and modulate the transistor current
- Signal charge is removed via a clear contact





- Fast signal collection in fully depleted bulk
- Low noise due to small capacitance and internal amplification
- Transistor can be switched off by external gate – charge collection is then still active!



Matrix operation





Row wise read out and
row wise CDS!
→ read 20 times/train



● Transconductance and subthreshold slope



No change of the transconductance g_m




$$N_{it} = \frac{C_{ox}}{kT} \cdot \ln(10) \cdot (s_{D2} - s_{D1})$$



300 krad $\rightarrow N_{it} \approx 2 \cdot 10^{11} \text{ cm}^{-2}$
 912 krad $\rightarrow N_{it} \approx 7 \cdot 10^{11} \text{ cm}^{-2}$

Literature:
 After 1Mrad 200 nm (SiO₂):
 $N_{it} \approx 10^{13} \text{ cm}^{-2}$


● ^{55}Fe Spectrum (single pixel)



non-irradiated
 $V_{\text{thresh}} \approx -0.2\text{V}$, $V_{\text{gate}} = -2\text{V}$
 $I_{\text{drain}} = 41 \mu\text{A}$
 time cont. shaping $\tau = 10 \mu\text{s}$

Noise ENC = $1.6 e^-$ (rms)

at $T > 23 \text{ degC}$



912 krad ^{60}Co
 $V_{\text{thresh}} \approx -4.0\text{V}$, $V_{\text{gate}} = -6.0\text{V}$
 $I_{\text{drain}} = 40 \mu\text{A}$
 time cont. shaping $\tau = 10 \mu\text{s}$

Noise ENC = $3.5 e^-$ (rms)


at $T > 23 \text{ degC}$

- Irradiations at LBNL - 88 inch Cyclotron, July 2006




First test of DEPFET pixels at LBNL

- Irradiation of single pixel test structures with 30 MeV p up to 1.2×10^{12} p/cm² (eq. 283 krad(Si))
- Transistor terminals grounded during irradiation; in-pixel MOSFET characteristics measured soon after irradiation steps
 - Threshold voltage variations as expected from previous irradiation with ⁶⁰Co
 - Slight degradation of transconductance at the highest doses
- Detailed annealing studies to be performed soon




(MPI, Munich)

Threshold voltage variation



Transconductance, pixel B21




Devis Contarato
Monolithic Pixels R&D at LBNL

VLCW06

UBC, July 19-22, 2006





● Noise vs. shaping time τ



$$ENC = \sqrt{\underbrace{\alpha \frac{2kT}{g_m} C_{tot}^2 A_1 \frac{1}{\tau}}_{\text{Therm. noise}} + \underbrace{2\pi a_f C_{tot}^2 A_2}_{1/f} + \underbrace{q I_L A_3 \tau}_{I_L}}$$

● Noise vs. shaping time τ




$$ENC = \sqrt{\underbrace{\alpha \frac{2kT}{g_m} C_{tot}^2 A_1 \frac{1}{\tau}}_{\text{Therm. noise}} + \underbrace{2\pi a_f C_{tot}^2 A_2}_{1/f} + \underbrace{q I_L A_3 \tau}_{I_L}}$$

● Clear Efficiency



- Study mini matrix devices in **laser setup**
- Scan wide parameter space of Clear Gate and Clear Voltage
- Study various designs, geometries (length of clear gate) and operating conditions (static or clocked clear gate)




Complete clear achieved with static clear gate !
Required voltages are small (5-7V) - very important for future SWITCHER!

● Fast Clearing



o Study clear efficiency for **short clear pulses**

Device with common clear gate



Complete clear in only 10-20 ns @ $\Delta V_{\text{clear}} = 11-7 \text{ V}$


● Simulation: Parameters



DEPFET ladders (and TB modules) implemented in MOKKA

including:



- E_{loss} fluctuations in thin layers
- Charge transport, sharing & diffusion
- Lorentz angle (33° @ 4T)
- Electronic noise 100 e⁻ (goal for ILC), resp. 230e⁻ (test beam)



- Compare test beam results \leftrightarrow Simulation



Here results with 450 μ m thick detector and 230e- noise:
normal incidence





(Alexei Raspereza)

Data collected at normal track incidence is used to derive coefficient
converting E_{Loss} into ADC counts

● Compare test beam results \leftrightarrow Simulation





inclined tracks




Data

Simulation




(Alexei Raspereza)

● Simulation: LDC Geometry description




Sensitive layer thickness = 50 μm
Pixel size = 25 \times 25 μm^2

	Radius (cm)	Ladders	Length (cm)
1	1.5	8	10.0
2	2.6	8	2 \times 12.5
3	3.8	12	2 \times 12.5
4	4.9	16	2 \times 12.5
5	6.0	20	2 \times 12.5




→ LDC ladders with support frames



Material up to first layer : beam pipe (500 μm beryllium)

● Simulation: single point resolution




At shallow angles cluster size gets extremely large and simple COG approach yields poor resolution due to inter-pixel charge fluctuations.

Resolution is improved by means of η -algorithm (edge-technique)

In many cases at normal incidence only one row is fired : resolution is limited by pixel size

When track is inclined more than one row is fired -> resolution gets better

● Simulation: IP resolution



$$\sigma = \sqrt{a^2 + \left(\frac{b}{p \sin^3 \theta}\right)^2}$$

a < 5 μm (point precision)
 b < 10 μm (multiple scattering)



IP resolution is OK!