

Physics Review Committee - DESY, May 10-11, 2007

## Optimising CMOS Pixel Sensors for the ILC Micro-Vertex Detector

Marc Winter (IPHC/Strasbourg)

on behalf of DAPNIA/Saclay, LPSC/Grenoble, LPC/Clermont-F., DESY, Uni. Hamburg, JINR-Dubna & IPHC/Strasbourg

contributions from IPN/Lyon, Uni. Frankfurt, GSI-Darmstadt, STAR coll.(LBNL, BNL)

▷ More information on IPHC Web site: http://wwwires.in2p3.fr/ires/web2/rubrique.php3?id\_rubrique=63

## OUTLINE

- Reminder on CMOS sensors:  $\Rightarrow$  Specific advantages  $\Rightarrow$  Vertexing applications
- Achieved performances (AMS-0.35 OPTO fab. process) :
  - $\Rightarrow$  Detection efficiency  $\Rightarrow$  Spatial resolution  $\Rightarrow$  Operating temperature  $\Rightarrow$  Radiation tolerance
- Fast read-out architecture:  $\Rightarrow$  Progress since May 2005  $\Rightarrow$  Plans until 2009
- Summary

p-type low-resistivity Si hosting n-type "charge collectors"
signal created in epitaxial layer (low doping):
Q ~ 80 e-h / μm → signal ≤ 1000 e<sup>-</sup>
charge sensing through n-well/p-epi junction
excess carriers propagate (thermally) to diode with help of reflection on boundaries with p-well and substrate (high doping)



Specific advantages of CMOS sensors:

CMOS-VD

- $\diamond$  Signal processing  $\mu$ circuits integrated on sensor substrate (system-on-chip)  $\mapsto$  compact, flexible
- $\diamond$  Sensitive volume ( $\sim$  epitaxial layer) is  $\sim$  10–15  $\mu m$  thick  $\longrightarrow$  thinning to  $\lesssim$  30  $\mu m$  permitted
- $\diamond$  Standard, massive production, fabrication technology  $\longrightarrow$  cheap, fast turn-over
- ♦ Room temperature operation
- Attractive balance between granularity, mat. budget, rad. tolerance, r.o. speed and power dissipation
  - $\bowtie$  Very thin sensitive volume  $\rightarrow$  impact on signal magnitude (mV !)
  - $\bowtie$  Sensitive volume almost undepleted  $\rightarrowtail$  impact on radiation tolerance & speed
  - ► Commercial fabrication (parameters) → impact on sensing performances & radiation tolerance

### **Vertexing Applications of MIMOSA Sensors**

Vertex Detector upgrade for STAR expt at RHIC

- ightarrow 2–3 cylindral layers :  $\sim$  2000/3000 cm $^2$
- $m \simeq \sim$  500 millions pixels ( $\leq$  30  $\mu m$  pitch)

Beam telescope (FP6 project EUDET )

- ightarrow provide  $\lesssim$  1  $\mu m$  resolution on 3 GeV e $^-$  beam (DESY)

ILC vertex detector (option)

CMOS-VD

- ightarrow 5–6 cylindrical layers :  $\gtrsim$  3000 cm $^2$
- ightarrow 300-500 milion pixels (20–40  $\mu m$  pitch)
- ightarrow 1st complete ladder prototype  $\sim$  2010

**CBM vertex detector (FAIR/GSI)** 

- ightarrow 3 rectangular layers :  $\sim$  2000 cm $^2$
- ightarrow 200–300 milion pixels ( $\sim$  20–30  $\mu m$  pitch)







Numerous MIMOSA chips tested on H.E. beams (SPS, DESY)  $\mapsto$  well established perfo. (analog output):

- Best performing technology: AMS 0.35  $\mu m$  OPTO
  - ( $\sim$  11  $\mu m$  epitaxy  $\rightarrowtail$  "20  $\mu m$ " option being tested )
- N ~ 10 e<sup>-</sup>  $\mapsto$  S/N  $\gtrsim$  20 30 (MPV)  $\Rightarrow \epsilon_{det} \gtrsim$  99.5 % • T<sub>oper</sub>.  $\gtrsim$  40 °C
- Technology without epitaxy also performing well : very high S/N but large clusters (hit separation )
- Macroscopic sensors : MIMOSA-5 ( $\sim$  3.5 cm<sup>2</sup>; 1 Mpix) MIMOSA-20 (1x2 cm<sup>2</sup>; 200 kpix) MIMOSA-17 (0.8x0.8 cm<sup>2</sup>; 65 kpix)



![](_page_3_Figure_9.jpeg)

- Efficiency vs rate of fake clusters :
  - $\bullet$  vary cut on seed pixel : 6  $\rightarrowtail$  12 ADC units (N  $\sim$  1.5 U.ADC)
  - ullet vary cut on  $\Sigma$  of crown charge : 0, 3, 4, 9, 13, 17 ADC units

 $\Rightarrow$   $\epsilon_{det}$   $\sim$  99.9 % for fake rate  $\sim$  10 $^{-5}$ 

### Spatial Resolution (vs ADC resolution)

Single point resolution versus pixel pitch:

- $\Leftrightarrow$  clusters reconstructed with eta-function, exploiting charge sharing between pixels
- $\Rightarrow \sigma_{
  m sp} \sim 1.5 \ \mu 
  m m$  (20  $\mu m$  pitch)  $ightarrow \sigma_{
  m sp} \lesssim 3~\mu{
  m m}$  (40  $\mu m$  pitch)

CMOS-VD

obtained with signal charge encoded on 12 bits

![](_page_4_Figure_5.jpeg)

- $\sigma_{sp}$  dependence on ADC granularity:
  - ⇔ minimise number of ADC bits
    - $\rightarrow$  minimise dimensions, t<sub>r.o.</sub> & P<sub>diss</sub>
  - ← effect simulated on real MIMOSA data
     (20  $\mu m$  pitch ; 120 GeV/c  $\pi^-$  beam )
  - $ightarrow \sigma_{sp} < 2 \ \mu m$  (4 bits) ightarrow 1.7–1.6  $\mu m$  (5 bits) (MIMOSA-9 : 20  $\mu m$  pitch; T= + 20 $^{\circ}$ C)

0 2 4 6 8 10 12 Number of ADC bits

 $\Rightarrow$  Warning : results based on simple pixel (N  $\leq$  10 e<sup>-</sup>ENC)  $\Rightarrow$  rad. tol. pixel integrating CDS (N  $\lesssim$  15 e $^-$ ENC) not yet evaluated

#### AMS 0.35 OPTO engineering run (fabricated in Summer 2006):

 $\simeq$  2 + 4 wafers (8"  $\Rightarrow$  50 reticles/wafer)  $\simeq$  2 epitaxy thicknesses :  $\sim$  11 & 15  $\mu m$   $\Leftrightarrow$  "14  $\mu m$ " & "20  $\mu m$ " options

#### $\diamond$ triggered by MIMO $\bigstar$ -3 (= MIMOSA-20) fabrication :

200 kpixels,  $\sim$  2 cm $^2$ , 2 // outputs, t $_{r.o.} \lesssim$  4 ms

#### $\diamond$ includes 8 other chips :

- \* MIMOSA-16 : fast col. // archi. like MIMOSA-8
- \* MIMOSA-17 (MIMO $\pm$ -3M) : 0.8 x 0.8 cm<sup>2</sup>, rad.tol., 800  $\mu s$
- $\hookrightarrow$  EUDET beam telescope arms, CBM Vx Det. demonstrator
- st MIMOSA-18 (IMAGER) : precision  $\lesssim$  1  $\mu m$  (EUDET: DUT)
- **% MIMOSA-19 bio-med. imaging: special diode shape**
- **※** test structures : in-pixel amplification, discrimination, ...
- \* ADCs: flash from LPCC

![](_page_5_Figure_14.jpeg)

#### Status of tests:

- $\diamond$  2 wafers tested in 2006 (1 with "14" & 1 with "20"  $\mu m$  epitaxy)  $\mapsto$  fab. mistake (non uniform effect on sensors)
  - $\longleftrightarrow$  not dramatic: "20  $\mu m$ " option was characterised with  $^{55}{\rm Fe}$  source
- $\diamond$  Second batch fabricated in 2007  $\mapsto$  2 wafers presently under test

![](_page_6_Picture_0.jpeg)

### MIMOSA-20 : CCE for "14" and "20" $\mu m$ Epitaxy

IPHC Institut Pluridisciplinaire Hubert CURIEN STRASOLRG

Réunion Capteurs CMOS, lundi 26 fevrier 2007

![](_page_6_Figure_4.jpeg)

Comparaison pour Mimosa20 entre les deux types de couches épitaxie

![](_page_6_Figure_6.jpeg)

MIMOSA-20 ("14" & "20"  $\mu m$  epitaxy) illuminated with <sup>55</sup>Fe source  $\rightarrow$  charge collected in seed pixel, 2x2, 3x3 and 5x5 clusters

ightarrow CCE ("14"  $\mu m$ )  $\sim$  30–40 % higher than CCE ("20"  $\mu m$ )

CMOS-VD

Requirements:

**※** beamstrahlung (GuineaPig X 3 ): 
$$\lesssim$$
 10<sup>3</sup> e<sup>±</sup><sub>BS</sub>/cm<sup>2</sup>/25 μs →  $\lesssim$  2·10<sup>12</sup>e<sup>±</sup><sub>BS</sub>/cm<sup>2</sup>/yr   
 $↔$  O(100) kRad/yr − O(10<sup>11</sup>) n<sub>eq</sub>/cm<sup>2</sup>/yr (NIEL ~ 1/30)

**\*** neutron gas:  $\leq 10^{10} \text{ n}_{eq}/\text{cm}^2/\text{yr}$ 

Non-ionising radiation tolerance:

**\*** MIMOSA-15 irradiated with O(1 MeV) neutrons tested on DESY e<sup>-</sup> beams : Very Preliminary results

• T = - 20 $^\circ$ C, t $_{r.o.}$ $\sim$ 700 $\mu s$	Fluence	0	0.47	2.1	5.8 <mark>(5/2)</mark>	5.8 <b>(4/2)</b>
$\circ$ 5.8 $\cdot$ 10 $^{12}$ n $_{eq}$ /cm $^2$ values derived	S/N (MPV)	$\textbf{27.8}\pm0.5$	$\textbf{21.8}\pm0.5$	$\textbf{14.7}\pm\textbf{0.3}$	<b>8.7</b> ± 2.	<b>7.5</b> ± 2.
with standard and with soft cuts	Det. Eff. (%)	100.	$\textbf{99.9}\pm0.1$	$\textbf{99.3}\pm0.2$	<b>77.</b> $\pm$ 2	<b>84.</b> ± 2.

#### Ionising radiation tolerance:

- \* Pixels modified against hole accumulations (thick oxide) and leakage current increase (guard ring)
- \* MIMOSA-15 tested with  $\sim$  5 GeV e<sup>-</sup> at DESY after 1 MRad (10 keV X-Ray) exposure : Very Preliminary results

• T = - 20 $^{\circ}$ C, t $_{r.o.}$ $\sim$ 180 $\mu s$	Integ. Dose	Noise	<b>S/N (</b> MPV <b>)</b>	Detection Efficiency
• $t_{r.o.} \ll 1$ ms crucial at $T_{room}$	0	$9.0\pm1.1$	$\textbf{27.8} \pm \textbf{0.5}$	100 %
	1 MRad	10.7 $\pm$ 0.9	19.5 $\pm$ 0.2	99.96 $\pm$ 0.04 %

Preliminary conclusion:

\* at least 3 years of running viable at T<sub>room</sub> (or close to)

\* further assessment needed (also with  $\sim$  10 MeV e<sup>-</sup>) : sensors with integ. CDS, ADC, ....

![](_page_8_Picture_0.jpeg)

![](_page_8_Figure_2.jpeg)

- 2) Develop ILC sensors (mainly for inner layers) extrapolating from EUDET & STAR:
  - $\diamond~$  increase row read-out frequency by  $\sim$  50 %
  - replace discriminators with ADCs

![](_page_8_Figure_6.jpeg)

![](_page_9_Picture_0.jpeg)

MIMOSA-8: TSMC 0.25  $\mu m$  digital fab. process (< 7  $\mu m$  epitaxy)

- ullet 32 // columns of 128 pixels (pitch: 25  $\mu m$ )
- ullet read-out time  $\sim$  50  $\mu s$  (resp. 20  $\mu s$ ) with (resp. without) DAQ
- on-pixel CDS
- discriminator (and DS) integrated at end of each of 24 columns

![](_page_9_Picture_7.jpeg)

#### Detection performance with 5 GeV/c $e^-$ beam (DESY):

![](_page_9_Figure_9.jpeg)

**Excellent m.i.p. detection performances despite modest thickness of epitaxial layer** 

st det. eff.  $\sim$  99.3 % for fake rate of  $\sim$  0.1 % st discri. cluster mult.  $\sim$  3–4 st P $_{diss}$   $\lesssim$  500  $\mu$ W / col.

 $\triangleright \triangleright$  Architecture validated for next steps: techno. with thick epitaxy, rad. tol. pixel at T<sub>room</sub>, ADC, Ø, etc.

![](_page_10_Picture_0.jpeg)

#### Tests of MIMOSA-16

MIMOSA-16 design features :

- AMS-0.35 OPTO translation of MIMOSA-8  $\hookrightarrow \sim$  11–15  $\mu m$  epitaxy instead of < 7  $\mu m$
- 32 // columns of 128 pixels (pitch: 25  $\mu m$ )
- on-pixel CDS (DS at end of each column)
- 24 columns ended with discriminator
- 4 sub-arrays :
  - S1 : like MIMOSA-8 (1.7x1.7  $\mu m^2$  diode)
  - S2 : like MIMOSA-8 (2.4x2.4  $\mu m^2$  diode)
  - S3 : S2 with ionising radiation tol. pixels
  - S4 : with enhanced in-pixel amplification (against noise of read-out chain)

![](_page_10_Picture_12.jpeg)

![](_page_10_Picture_13.jpeg)

Preliminary tests of analog part ("20  $\mu m$ " epitaxy) performed in Saclay:

- ullet sensors illuminated with  $^{55}$ Fe source and F $_{r.o.}$  varied up to  $\gtrsim$  150 MHz
- measurements of N(pixel), FPN (end of column), pedestal variation, CCE (3x3 pixel clusters) vs  $F_{r.o.}$

Tests of analog part ("14  $\mu m$ " epitaxy) started in Saclay ightarrow first results (CCE)

Next steps : • digital part  $\geq$  June at IPHC • beam tests  $\gtrsim$  4 Septembre at CERN (T4 – H6)

Later in 2007 : tests of sensors produced in 2nd batch

#### Pixel noise and charge collection efficiency for "20 $\mu m$ option :

![](_page_11_Figure_3.jpeg)

Temporal noise vs Frequency

Charge Collection Efficiency vs Frequency

Chip#0 (old mezzanine board)

Columns 28-31

![](_page_11_Figure_7.jpeg)

![](_page_11_Figure_8.jpeg)

#### $\Rightarrow$ Noise performance satisfactory (like MIMOSA-8 and -15)

#### $\Rightarrow$ CCE: very poor for S1 (1.7x1.7 $\mu m^2$ ) & poor for S2/S3 (2.4x2.4 $\mu m^2$ )

#### ightarrow already observed with MIMOSA-15 but more pronounced for "20 $\mu m$ " option

 $\hookrightarrow$  suspected origin: diffusion of P-well, reducing the N-well/epitaxy contact, supported by CCE of S4 (4.5x4.5  $\mu m^2$  diode)

4

![](_page_12_Picture_0.jpeg)

Several different ADC architectures under development at IN2P3 and DAPNIA

- ⇔ LPSC (Grenoble): Ampli + semi-flash (pipe-line) 5- and 4-bit ADC for a column pair
- ⇔ LPCC (Clermont) : flash 4+1.5-bit ADC for a column pair
- ⇒ DAPNIA (Saclay) : Ampli + SAR (4- and) 5-bit ADC

⇒ IPHC (Strasbourg) : SAR 4-bit and Wilkinson 4-bit ADCs

Lab	proto.	phase	bits	chan.	F <sub>r.o.</sub> (MHz)	dim. ( $\mu m^2$ )	${\sf P}_{diss}$	eff. bits	Problems
LPSC	ADC1 ADC2 ADC3	tested fab design	5 4 4	8 8 > 8	15-25 25 25	43x1500 40x943	1700 $\mu W$ 800 $\mu W$	4	Offset & N
LPCC	ADC1 ADC2	tested fab	5.5 5.5	1 1	5(T)–10(S) 10	230x400 40x1100	20 000 $\mu W$ 1000 $\mu W$	2.5	$P_{diss}$ & bits
DAPNIA	ADC1 ADC2	tested fab	5 5	4 4	4 4	25x1000 25x1000	300 $\mu W$ 300 $\mu W$	$\gtrsim$ 2	Missing bits
IPHC	ADC1	fab	4	16	10	25x1385	660 $\mu W$		
	ADC2	fab	4	16	10	25x1540	545 $\mu W$		

 $\Rightarrow$  1st mature ADC design expected to come out in 2007/08

 $\Rightarrow$  Submission of 1st col. // pixel array proto equipped with ADCs in Spring 2008  $\rightarrow$  with integ.  $\emptyset$  in 2009

![](_page_13_Picture_0.jpeg)

Ist chip (SUZE-01) with integrated  $\emptyset$  and output memories (no pixels) :

```
* 2 step, line by line, logic (adapted to EUDET and STAR):
```

```
◇ step-1 (inside blocks of 64 columns) :

identify up to 6 series of ≤ 4 neighbour pixels per line
delivering signal > discriminator threshold
◇ step-2 : read-out outcome of step-1 in all blocks
and keep up to 9 series of ≤ 4 neighbour pixels

* 4 output memories (512x16 bits) taken from AMS I.P. library
* surface ~ 3.6 x 3.6 mm<sup>2</sup>
```

#### Status :

★ design under way

- \* submission scheduled for end of June
- $\hookrightarrow$  back from foundry end of Septembre
- \* tests completed by end of year

![](_page_13_Figure_10.jpeg)

CMOS-VD

#### **Extension of MIMOSA-16** $\rightarrow$ larger surface, smaller pitch, optimised pixel, JTAG, more testability

![](_page_14_Figure_3.jpeg)

#### Status :

- \* Design under way at IPHC (also at DAPNIA )
  - $\hookrightarrow$  submission end of Septembre '07

![](_page_14_Figure_7.jpeg)

### Roadmap towards the Final Chip for EUDET & STAR $\rightarrow ILC$

Spring 2008 : MIMOSA-22+
st MIMOSA-22 complemented with $arnothing$ (SUZE-01)
* 1 or 2 sub-arrays (best pixel architectures of MIMOSA-22)
$st$ larger surface : active area $\sim$ 0.5 cm $^2$
🗠 final column depth (544/576 pixels)
$\simeq$ $\gtrsim$ 1/4 of final number of columns ( $\geq$ 256 / 1088)
opportunity for engineering run combining various chips
End 2008 / early 2009 : Final chip for EUDET
* Extension of MIMOSA-22+
$st$ Active area : 1088 columns of 544/576 pixels (2 x 1 cm $^2$ )
$st$ Read-out time $\sim$ 100 $\mu s$
$st$ Chip dimensions : 20 x 12 mm $^2  ightarrow$ engineering run

#### Next steps for ILC:

CMOS-VD

\* incorporate ADC (with integrated discrimination)  $\rightarrow$  outer layers

st increase r.o. frequency by  $\sim$  50 % (new Ø & memory design)  $\rightarrowtail$  inner layers

![](_page_15_Picture_5.jpeg)

CMOS sensors are developed for running conditions with beam background >> MC simulations

Fast read-out sensors progressing steadily :

\* col. // architecture with discriminated output operational

\* ADCs close to final design ( $\leq$  beginning 2008)

 $st \varnothing \mu$  circuits : 1st generation (EUDET, STAR) close to fabrication

AMS-035 OPTO fabrication technology assessed  $\rightarrowtail$  baseline for R&D :

\* detection efficiency (T), radiation tolerance, noise  $\rightarrow$  fake hits, etc.

 $\hookrightarrow$  equip EUDET, STAR, CBM demonstrators in 2007/2008 with new generation of full scale sensors

 $\hookrightarrow$  real experimental conditions

Milestones until final chip well identified :

\* 1st step : final sensors with discriminated binary charge encoding for EUDET (2009) and STAR (2010)

st 2nd step : replace discri. with ADC (outer layers) and increase r.o. frequency by  $\sim$  50 % (inner layers)

st also: find final fabrication process (< 0.2  $\mu m$  feature size)

**Concern**:

\* system integration issues not covered  $\rightarrow$  prototype ladder ????

![](_page_17_Picture_0.jpeg)

# **BACK-UP SLIDES**

![](_page_18_Picture_0.jpeg)

High r.-o. speed, low noise, low power dissip., highly integrated signal processing architecture: \* analog part (charge collection, pre-amp, CDS, ...) inside pixel

**\*** mixed (ADC) and digital (sparsification) micro-circuits integrated inside pixel or aside of active surface

Optimal fabrication proc	ess:				
* epitaxial layer thickne	ess * number	of metal layers	<mark>∗ yield</mark>		
<pre>* (dark current)</pre>	<mark></mark> ★ cost		st life time of ( $<$ 0.2	2 $\mu m$ ) process	
Radiation Tolerance:					
* dark current	<mark>⋇</mark> doping p	orofile	( <del>※</del> latch-up)		
Industrial thinning proce	edure:				
* minimal thickness	* mechanical prop.	* individual	chips rather than wafers (?)	<b>∦ yield</b>	
Room temperature opera	ation:				
* minimise cooling requirements		* performances after irradiation			

![](_page_19_Picture_0.jpeg)

# **Main Requirements**

## for the ILC Vertex Detector :

## physics & running condition requirements

![](_page_20_Picture_0.jpeg)

 $\sigma_{IP} = \mathbf{a} \oplus \mathbf{b} / \mathbf{p} \cdot \mathbf{sin}^{3/2} \theta$  with  $\mathbf{a} < 5 \ \mu m$  and  $\mathbf{b} < 10 \ \mu m$ 

 $\triangleright$  limits on a and b are still "very educated guesses"

 $\triangleright$  SLD: **a** = 8  $\mu m$  and **b** = 33  $\mu m$ 

Upper bound on a drives the pixel pitch and the radii of the inner and outer layer of the Vx Det.

Upper bound on b drives radius and material budget of inner layer (& beam pipe)

Constraint on  $\sigma_{IP}$  satisfies simultaneoulsy requirement on double hit separation in inner most layer ( $\sim$  30 – 40  $\mu m$ )

![](_page_21_Picture_0.jpeg)

Constraint on a : 
$$\mathbf{z_{IP}} \approx \frac{\mathbf{z_0} \cdot \mathbf{R_4} - \mathbf{z_4} \cdot \mathbf{R_0}}{\mathbf{R_4} - \mathbf{R_0}} \implies \mathbf{a} = \sigma_{IP} \approx \frac{(\mathbf{R_4^2} \cdot \Delta \mathbf{z_0^2} + \mathbf{R_0^2} \cdot \Delta \mathbf{z_4^2})^{1/2}}{\mathbf{R_4} - \mathbf{R_0}}$$

• Numerical examples based on  ${f R_4}=4\cdot {f R_0}$  (ex:  ${f R_4}/{f R_0}$  = 60 / 15 mm or 64 / 16 mm)

 $ightarrow \Delta z_4 = \Delta z_0 = \sigma_{sp} = 3 \ \mu m \Rightarrow a \approx 1.37 \cdot 3 \ \mu m \approx 4.1 \ \mu m$ 

 $ightarrow\Delta z_4=5\,\mu m$  and  $\Delta z_0=2.5\,\mu m$   $\Rightarrow$   $a~pprox~1.5\cdot2.5\,\mu m$   $pprox~3.8\,\mu m$ 

 $\Rightarrow$  Twice larger pitch in outer layer than in inner most layer satisfies constraint  ${
m a} < 5~\mu{
m m}$ 

$$\triangleright \mathbf{b} < \mathbf{10} \ \mu \mathbf{m} \ \Rightarrow \mathbf{t} \lesssim \mathbf{0.4} \ \%$$
$$\triangleright \mathbf{e_{pipe}} \ \approx \ \mathbf{400} - \mathbf{500} \ \mu \mathbf{m} \ \mapsto \ \frac{\mathbf{e_{pipe}}}{\mathbf{X_0^{Be}}} \sim \mathbf{0.11} - \mathbf{0.14} \ \% \ \mapsto \mathbf{t_{L0}} \lesssim \mathbf{0.25} \ \%$$

Ladders equipped with CMOS sensors & developed for STAR HFT reach already  $\sim$  0.3 %  ${f X_0}$ 

![](_page_22_Picture_0.jpeg)

### Time Structure for the ILC

![](_page_22_Figure_3.jpeg)

## Backgrounds

![](_page_22_Figure_5.jpeg)

-23-

3

![](_page_23_Picture_0.jpeg)

Ist layer (L0) :  $\gtrsim$  5 hits/cm<sup>2</sup>/BX for 4T / 500 GeV /  $R_0$  = 1.5 cm / no safety factor  $\mapsto \lesssim$  1.8·10<sup>12</sup> e<sup>±</sup>/cm<sup>2</sup>/yr (safety factor of 3)

2nd layer: 8 times less (direct)
 3rd layer: 25 times less (direct)

Consequences on Occupancy in 1st layer (L0):  $\leq$  0.9 % hit occupancy in 50  $\mu s$  (r.o. time of TESLA TDR)  $\hookrightarrow$  signal spread on  $\leq$  4.5–9 % pixels (cluster multiplicity  $\sim$  5-10)

⇒ 1) aim for shorter read-out time in L0 than in TDR → typically ≤ 25 µs (compromise with power dissipation, multiple scattering, ...)
2) aim for shorter read-out time in L1 than in TDR → typically ~ 50 µs (vs 250 µs) and presumably smaller radius (e.g. ~ 20 - 22 mm) (use tracks extrapolated from L1-4 down to L0)
3) aim for relaxed read-out time in L2, L3, L4: ~ 100 - 200 µs (vs 250 µs)

 $\hookrightarrow$  depends on backscattered  $e^\pm$  rate

**Consequences on Radiation Tolerance in L0 :** 

★ dose integrated over 3 years:  $\leq 5.4 \cdot 10^{12} \text{ e/cm}^2 \longrightarrow \leq 2 \cdot 10^{11} \text{ n}_{eq}/\text{cm}^2$  (NIEL ~ 1/30)
♦ neutron dose integrated over 3 years much smaller :  $\leq 3 \cdot 10^{10} \text{ n}_{eq}/\text{cm}^2$  (safety factor of 10)

![](_page_24_Picture_0.jpeg)

 ${igsim}$   $\lesssim$  25  $\mu s$  in L0:

columns of 256 pixels (20  $\mu m$  pitch)  $\perp$  beam axes read out in // at  $\sim$  10 MHz  $\rightarrow$  5 mm depth

 $\sim$  50  $\mu s$  in L1:

columns of 512 pixels (25  $\mu m$  pitch)  $\perp$  beam axes read out in // at  $\sim$  10 MHz  $\rightarrow$  13 mm depth

![](_page_24_Figure_6.jpeg)

100 mm

2 mm wide side band hosting ADC, sparsification, ...  $\hookrightarrow$  effect on material budget SMALL :
b increases by  $\sim$  5 – 10 %

Option with discriminator instead of ADC :  $\sim$  1 mm wide side band  $\Rightarrow$  effect on  ${
m b}$  < 5 %

![](_page_24_Figure_10.jpeg)

![](_page_25_Picture_0.jpeg)

Design inner most layer (L0) to minimise its sensitivity to (unexpected) high occupancy ( $\gtrsim$  10 %)

Double sided layer  $\rightarrowtail$  ~ 1 mm long mini-vectors connecting impacts on both sides of layer

▷ Needs a detailed feasibility (engineering) study ....

![](_page_25_Figure_5.jpeg)

CMOS-VD

Geometry : 5 cylindrical layers (R = 15 – 60 mm),  $||cos\theta|| \le 0.90 - 0.96$  (possibly 6 layers)

L0 and L1 : fast col. // architecture

L2, L3 and L4 : possibly multi-memory pixel architecture (?)

Reference Pixel pitch varied from 20  $\mu m$  (L0) to 40  $\mu m$  (L4) by 5  $\mu m$  steps ightarrow minimise P $_{diss}$ 

Layer	Radius (mm)	Pitch ( $\mu m$ )	t <sub>r.o.</sub> (μs)	$N_{lad}$	N <sub>pix</sub> (10 <sup>6</sup> )	P <sup>inst</sup> diss (W)	P <sup>mean</sup> diss (W)
L0	15	20	25	20	25	<100	<5
L1	$\leq$ 25	25	50	≤26	$\leq$ 65	<130	<7
L2	37	30	<200	24	75	<100	<5
L3	48	35	<200	32	70	<110	<6
L4	60	40	<200	40	70	<125	<6
Total				142	305	<565	<3-30

Ultra thin layers:  $\lesssim$  0.2 % X $_0$ /layer (extrapolated from STAR-HFT; 35  $\mu m$  thick sensors)

Very low  $P_{diss}^{mean}$ : << 100 W (exact value depends on duty cycle) Fake hit rate  $\leq 10^{-5} \rightarrow$  whole detector  $\cong$  close to 1 GB/s (mainly from  $e_{RS}^{\pm}$ )

![](_page_27_Picture_0.jpeg)

**Alternative Approach : SiD Vertex Detector Geometry** 

![](_page_27_Figure_2.jpeg)

![](_page_28_Picture_0.jpeg)

Impact parameter resolution :

 $\Rightarrow a < 5 \ \mu m \quad \checkmark$  $\Rightarrow b < 10 \ \mu m \quad \checkmark \Rightarrow \text{thinning } \checkmark \text{, ladder design } \checkmark \text{ (from STAR), stitching not yet investigated}$ 

Radiation tolerance at room temperature :

![](_page_28_Figure_5.jpeg)

Fast, low power, integrated signal processing :

- $\Rightarrow$  read-out speed  $\checkmark$
- $\Leftrightarrow$  integrated ADC  $\rightarrowtail$  under developement
- $\Leftrightarrow$  integrated sparsification  $\rightarrowtail$  studies starting
- $\Rightarrow$  power dissipation  $\checkmark$  (duty cycle < 1/20)  $\rightarrowtail$  pulsed powering not fully assessed for this duty cycle

![](_page_29_Picture_0.jpeg)

Overall geometry :

- **\*** matching with neighbour trackers
- Sensor geometry and features
  - Heat removal
    - Thermal distortions
      - Handling thin silicon
        - Assembly and alignment procedures
          - Connections, cabling, and optical fibers
            - Paths for cables, optical fibers, and air flow
              - Lorentz forces

 $\Rightarrow$  Only few people taking care of so many crucial and delicate topics

![](_page_30_Picture_0.jpeg)

# **Observed Radiation Tolerance**

## of MIMOSA Sensors

MIMOSA-15 irradiated with neutrons of O(1 MeV) at JINR (Dubna)  $\mapsto$  doses of 0.47 / 2.1 / 5.8  $\cdot$  10 $^{12}$ n $_{eq}/cm^2$ 

Performance assessment of sensors (20  $\mu m$  pitch) installed on  $\sim$  5 GeV e $^-$  beam at DESY (July 2006)

 $\Rightarrow$  running conditions: T = - 20 $^{\circ}$ C, t $_{r.o.}$   $\sim$  700  $\mu s$  (2.5 MHz)

 $\hookrightarrow \textbf{Very Preliminary results ...}$ 

Mimosa 15: Efficiency (%) vs. Irradiation dose

![](_page_31_Figure_7.jpeg)

![](_page_32_Picture_0.jpeg)

Pixel design needs to be modified to withstand high radiation doses (esp. at  $T_{room}$ ):

- removal of thick oxide nearby the N-well (against charge accumulation)
- implantation of P+ guard-ring in polysilicon around N-well (against leakage current)

Characterisation of MIMOSA-11 in laboratory : Noise (e<sup>-</sup>ENC) vs Integration time (ms)

for Ordinary and Radiation Tolerant pixels, measured at T = -  $25^{\circ}$ C, + 10  $^{\circ}$ C and + 40  $^{\circ}$ C

![](_page_32_Figure_7.jpeg)

Characterisation of MIMOSA-15 with  $\sim$  5 GeV e<sup>-</sup> at DESY after 1 MRad (10 keV X-Ray) exposure : • Radiation Tol. pixels, measured at T = - 20°C with t<sub>r.o.</sub>  $\sim$  180  $\mu$ s (10 MHz)  $\Rightarrow$  Very preliminary results :

% 1 MRad tolerance demonstrated at T  $<0^{\circ}C$  (read-out time  $\ll$  1 ms, no CDS)

Integ. Dose	Noise	S/N (MPV)	Det. Efficiency	
0	9.0±1.1	27.8±0.5	100 %	
1 MRad	10.7±0.9	19.5±0.2	99.96±0.04 %	

\* need to cross-check detection performance at  $T_{room}$  with pixels including CDS

Investigation of sensitivity to  $\sim$  10 MeV electrons (NIEL factor  $\sim$  1/30)

 $\hookrightarrow$  similar to beamstrahlung e $^\pm$  in 4 T field at 15 mm radius

- 1) MIMOSA-9 exposed to  $10^{13} e_{9.4MeV}^{-}$ /cm<sup>2</sup> in Darmstadt : equivalent to  $\leq$  300 kRad/cm<sup>2</sup> and  $\sim$  3.10<sup>11</sup>n<sub>eq</sub>/cm<sup>2</sup>
- 2) Irradiated chip tested with  $\sim$  6 GeV e $^-$  at DESY
  - $\hookrightarrow$  Test result at -20°C : S/N  $\sim$  23  $\mapsto \epsilon_{det} > 99.3\%$ (before irradiation: S/N  $\sim$  28 and  $\epsilon_{det}$  = 99.93  $\pm$  0.03 %)

![](_page_33_Figure_7.jpeg)

> Sensors still need to be tested at room temperature (compatible with very light cooling system)

### Developments simultaneously oriented towards well focussed applications and towards generic objectives useful to several applications

Application	version	2006	2007	2008	2009	2010	2011
STAR	HFT-1	final proto	Prod.				
	HFT-2	R&D	R&D	proto final	Prod.		
EUDET	BT-1	2 Prod.					
	BT-2	R&D	final proto ?	Prod.			
Imaging		R&D	final proto	Prod. ?			
Generic	topics						
Fast sensors :	o architecture	R&D	R&D	R&D +	R&D ++	ILC proto	CBM proto
	○ ADC	R&D	final proto	7			
	<ul> <li>digital</li> </ul>	pre-study	R&D	final proto	7		
Radiation tolerance		R&D	R&D	R&D	R&D	$\nearrow$	
Fabrication technologies		R&D	R&D	R&D	R&D	∕ ???	
Thinning		R&D	D	D	OK ???		