



FEB

# R&D for a 2nd generation AHCAL prototype

Mathias Reinecke

*on behalf of the AHCAL partners*







# Current AHCAL Testbeam Prototype


FEB

- 8000 Tiles with SiPMs in 38 layers
- New Readout Electronics
- LED Calibration System




BUT: not scalable to a full detector:

- Electronics (ASICs), Tiles and Calibration System not integrated into layer
- Electronics not optimized for SiPMs
- Assembly too complicated (time, cost)
- ADC not in Front End ASIC




## AHCAL Half-Sector with 38 layers



### HCAL Base-Unit (HBU):

- typical HBU: 12 x 12 tiles ( $36 \times 36 \text{ cm}^2$ )
- Tiles and Electronics together on a PCB




HCAL: 2 x 8 Sectors  
2,432,000 Tiles


## Requirements for a HCAL Base-Unit (HBU) from the Barrel's mechanics:

- As large as possible (assembly time)
- As thin as possible (barrel diameter)
- Easy de-/installation of single units (repair)
- Rail System needed (Sector walls ?)
- Minimize dead area

Standard Tile:  
 $30 \times 30 \times 3 \text{ mm}^3$



Mechanics Tile:  
*HBU interconnection  
 and HBU module setup*




See last talk from Mikhail Danilov (ITEP)






# HBU - How could it look like ?

FEB



- 6 layer design with cut-outs for ASICs and connectors
- 75 $\Omega$  Lines for high-gain SiPM setup
- Two signal layers for impedance-controlled routing
- Total height (PCB + components): 1.5mm**
- Feasibility / Cost-factor under investigation





# SPIROC - SiPM Readout ASIC

FEB

New ASIC, optimized for SiPM readout (*L. Raux et al., LAL*):

## Analog Part:

- 36 SiPM input channels with 16-stage analogue memory
- Variable gain (2x), dynamic range 1-2000 photo-electrons
- Variable shaping time, 50-100ns

## Digital Part:

- Auto Trigger (threshold 1/2 photo-electrons, adjustable)
- Time measurement (since last bunch crossing): 12-bit TDC
- 12-bit ADC and SRAM on-chip
- 25 $\mu$ W per channel (power pulsing)

*Submission in June 2007*

*See next talk from Christophe DE LA TAILLE (LAL)*






# Temperature / Power Dissipation

FEB

From P. Göttlicher (DESY)



No. channels:  $1100 / \text{m}^2$

Pow. Diss.:  $40 \mu\text{W} / \text{channel}$

( $25 \mu\text{W}$  ASIC,  $15 \mu\text{W}$  HV,  
3A / layer during bunch train)

Time constant of heat effects:  
 $\alpha = 6 \text{ days}$

Temperature at far end ( $\Delta T$ ):  
 $\Delta T \approx 0.3 \text{ }^\circ\text{C}$

Power pulsing and a good thermal connection (cooling)  
enables a stable operation!



# DAQ - Interface

FEB



Versatile Setup (similar for ECAL and HCAL):

ODR: Off-Detector Receiver (PCI module?)

LDA: Link/Data Aggregator

DIF: Detector Interface (Detector specific)

CCC: Clock/Control/Config



Concept by M. Wing et al. (UCL)



# Light Calibration System (LCS)

FEB


For single photon peaks (incl. losses):

$$P_{opt} \approx 100nW$$

SiPM response strongly depends on temperature and bias voltage.

LCS (based on UV LEDs) needed for:

- Calibration (ADC counts per PE)
- Gain Monitoring





Different options under consideration:

- One LED per tile, integration into HBU => no fibers
- One LED per HBU => no fibers between modules
- LED outside HCAL gap (on DIF) => no electr. crosstalk to SiPM

Concept evaluation together with our colleagues from Prague!

## Test LED integration into HBU (LCS):

- Crosstalk of driving circuit to SiPM
- Integration to PCB / coupling to tile
- Connector test: stability, number of connection-cycles?








# Testboard II : ASIC + Integration

FEB

## SPIROC Testboard (HBU prototype):



- Assembly (Tiles, PCB, ASICs, LEDs), Cassette Construction
- Performance in the dense HBU setup:  
Noise, gain, crosstalk, power and signal integrity
- DAQ Interface
- LCS with LEDs on board.

Timescale for the first DAQ prototype is under discussion  
(coupling to the analogue interface of the current DAQ?)



Test Power-Ground System (2.20m)

- Oscillations when switching?
- Voltage drop, signal integrity (traces, connectors)?
- SPIROC performance @ far end (blocking caps sufficient)?







# Conclusion

FEB

- First ideas about the next generation AHCAL develop to a promising concept.
- Feasibility of many design aspects (e.g. PCB structure) have to be proved.
- Testboard Design I (LCS) under development (PCB order mid June 07).
- Testboard II (HBU prototype) design starts in winter 2007.
- Testboard III (power plane test) runs in parallel (beginning of 2008).