

Development of an ILC vertex detector sensor with single bunch crossing tagging




Chronopixel* Sensors for the ILC

J. E. Brau, N. B. Sinev, D. M. Strom
University of Oregon, Eugene

C. Baltay, H. Neal, D. Rabinowitz
Yale University, New Haven

EE work is contracted to Sarnoff Corporation

* Formerly known as “macropixels”





Chronopixel (CMOS)

Yale/Oregon/Sarnoff




- Completed Macropixel design last year
 - ⇒ Key feature – stored hit times (4 deep)
 - ↪ 645 transistors
 - ↪ Spice simulation verified design
 - ↪ TSMC 0.18 μm \Rightarrow $\sim 50 \mu\text{m}$ pixel
 - ❖ Epi-layer only 7 μm
 - ❖ Talking to JAZZ (15 μm epi-layer)
 - ↪ 90 nm \Rightarrow 20-25 μm pixel
- January, 2007
 - ↪ Completed design – Chronopixel
 - ❖ **2 buffers, with calibration**
 - ↪ Deliverable – tape for foundry
- Near Future (dependent on funding)
 - ↪ Fab 50 μm Chronopixel array
 - ❖ Demonstrate performance
 - ↪ Then, 10-15 μm pixel (45 nm tech.)



**563
Transistors
(2 buffers
+calibration)**

50 μm x 50 μm




Inner Tracking/Vertex Detection for the ILC



Detector Requirements

- Good angular coverage with many layers close to vertex
- Excellent spacepoint precision (**< 4 microns**)
- Superb impact parameter resolution (**$5\mu\text{m} \oplus 10\mu\text{m}/(p \sin^{3/2}\theta)$**)
- Transparency (**$\sim 0.1\%$ X_0 per layer**)
- Track reconstruction (**find tracks in VXD alone**)
- Sensitive to acceptable number of bunch crossings (**$< 150 = 45 \mu\text{sec}$**)
- EMI immunity
- Power Constraint (**< 100 Watts**)




Occupancy




- Baseline occupancy 0.03 hit-clusters/mm²/bunch,
but could be higher for some configurations of the ILC.
- Ideal situation is to have a bunch-by-bunch time tag for each pixel:
For 20μm x 20μm pixels the baseline gives an occupancy of
1.2 x 10⁻⁵ /bunch.


n.b. from the point of view occupancy, the pixels could be larger.
For 50μm x 50μm pixels the occupancy is 7.5 x 10⁻⁵ /bunch.




Readout Strategy




- Buffer data during the 3000 bunches in a train and readout between bunch trains
- For $50\mu\text{m} \times 50\mu\text{m}$ pixels 0.03 hit-clusters/ mm^2/bunch corresponds to a bunch-train occupancy of 22.5%.
- Assume 4 buffers per pixel
Poisson probability for getting 4 or more hits is 10^{-4}



Simplified Chronopixel Schematic



- Bunch number stored for up to 4 samples
- Target 180 nm CMOS and 50 µm x 50 µm pixel for initial R&D
 - ↳ Funding limited
- Voltage V_{th} is set via automatic calibration in each pixel





Technology Roadmap



- Pixel size will scale down as technology advances
 - ↪ 180 nm -> 45 nm
 - ↪ 50 μm pixel -> 20 μm or smaller pixel

Technology Roadmap: Macropixel size estimation vs. Mixed-signal Process Technologies







Completed Layout





- Completed Layout of Sarnoff fits 2 buffers with 563 transistors into $50\ \mu\text{m} \times 50\ \mu\text{m}$ for 180 nm technology
- Detector sensitivity
 $10\ \mu\text{V}/e$ (eq. to 16 fF)
- Detector noise
25 electrons
- Comparator accuracy
0.2 mV rms (cal in each pixel)
- Memory/pixel
2 x 14 (will be 4 x 14)
- Ready for 80 x 80 array submission
- Designed for scalability
eg. No caps in signal path






Expected Signal and Efficiency



epilayer thickness (μm)	1% ineff. threshold electrons	50% hit sharing electrons	noise electrons
5	65	32	4
7	127	63	16
10	220	110	28
15	375	188	47
20	530	265	66

Target:
15 μm
fully depleted


Noise requirement for
threshold = 4 * noise




Ultimate Pixel Design



- Small charge collection node for low capacitance
- Deep p-well to direct electrons
- Relatively deep depletion for efficient charge collection
 - ↳ Thickness and resistivity of p-epilayer critical
- Detailed field simulations underway







2D Simulation of Field Lines



Calculations by Nick Sinev




1k Ω cm epilayer, 5V bias



10k Ω cm epilayer, 5V bias


- Charge collection for reasonable bias voltages appears easy



Fabrication Roadmap





- Epi-layer resistivity and the deep p-well limit foundry choices
- Most cost effective procedure:
 - Prototype pixel circuit in TSMC 180nm process
 - High yield well characterized process
 - Lowest cost
 - Functionality of pixel circuit can be tested with IR laser and Fe55
 - Lack of deep p-well limits sensitive area of pixel to 5%
 - Model TSMC pixel and final pixel using 2D and 3D simulations
 - Model charge collection efficiency from MIPs as a function of position on the pixel for the deep p-well pixel
 - Model charge collection efficiency of TSMC pixels for Fe55 to establish sensitivity



Two Geometries




Fabricate Pixels with two different geometries to allow for model tests:



The two different configurations will check models of charge collection and verify that the electronics meets the specification.

Simulating charge collection for each geometry




Noise



- Almost all noise sources depend critically on pixel capacitance.
- We expect total input capacitance to be about 16 fF (could be less).
- Simplest electronics would be reset noise limited:

$$\text{ENC}_{\text{reset}} = \sqrt{kT C_{\text{tot}}} / e \sim 50 \text{ electrons}$$


- To beat the reset noise a specially shaped “soft-reset” with feedback is used (reduces by a factor of 2)
- Other sources of noise should be smaller



Power



- Sarnoff estimates analog power will be $\sim 40 \text{ uW} \times f/\text{channel}$ or $16\text{mW}/\text{cm}^2$ for $f = 1/100$ and $50\mu\text{m} \times 50\mu\text{m}$ pixels. This amounts to $\sim 0.4 \text{ W}/\text{ladder}$. Peak current is $\sim 16 \text{ A}$. (Including reset noise suppression has not increased power)
- Assuming input FET and pixels capacitance scale by the same factor, the fundamental limit on current and power naively scales as $C_{\text{tot}}^4 = w^8$, where w is the pixel width and power/ unit area scales as w^6 !
- Actual power per channel will decline more slowly
- **Speed of digital electronics not critical. Can run at very low voltage (e.g. 1 Volt of less).**
- Expect power/area will at least stay constant as pixel and feature size are reduced.





Data Rates

- At baseline occupancy, we expect 250k hitsclusters/ladder/train, 1.25 M hit-clusters/ladder/sec
- Readout of chip at 50MHz gives factor of 40 safety margin for multiple hits and increased occupancy
- Possible data structure (10 μ m pixels)

Row & Ladder (25bits)	
Column (12 bits)	Bunch No. (13 bits)
	.
	.
	.
Column (12 bits)	Bunch No. (13 bits)
End of Row (25bits)	

- Readout 25 bits in parallel, serialize on optical fiber, 1.25Gbits/s





Plans



Last summer-


- Analog design - **completed**
- Digital design of in-pixel circuit - **completed**
- Digital design of readout - **completed**

Near term plans as of last summer

- Explore alternative pixel designs - **now completed**
- Finish analog design and detailed pixel simulation - **now completed**
- Layout circuit - **now completed**

Medium term plan (2007-2008)

- Fabricate 5mm x 5mm prototype with 50 μm x 50 μm pixels
in 180nm CMOS (**Requires supplemental funding**)
- Fabricate readout board (SLAC)
- Test with laser in lab
- Test with sources in lab
- Simulated charge collection efficiency of TSMC prototype
and ultimate device - **in progress**



Chronopixel Summary



- Chronopixel approach allows for low occupancy in an ILC vertex detector with time stamping by bunch
- Prototype design in 180 nm CMOS allows for test with 50 μ m x 50 μ m pixels
- Expect to reach 20 μ m x 20 μ m pixels or better in 45 nm CMOS
- No fundamental barrier to operation at reasonable power
 - ↪ can use thicker oxide for crucial analog transistors
 - ↪ High speed operation of SRAM memory not needed