

SiD Meeting

ILC Vertex Tracker R&D at LBNL From Sensors to Physics Benchmarking

M. Battaglia UC Berkeley and LBNL

with J.M. Bussat, D. Contarato, K. Deck, P. Denes, L. Glesener, P. Giubilato, L.C. Greiner, B. Hooberman, A. Mekkaoui, B. Nguyen, C. Nguyen, D. Shuman

Fermilab, April 11, 2007

Probing the Architecture Matrix



Analog Pixel Architecture

Charge Interpolation [σ ~ a/(S/N)]
In-pixel CDS & On-chip Digitisation
Fast Readout



LDRD-1 (2005): 10, 20, 40µm pixels



LDRD-2 (2006): 20µm pixels, in-pixel CDS 3-T and SB pixels

LDRD-3 (Summer 2007): 20µm pixels, in-pixel CDS, 50 MHz r/o on-chip 5-bit ADCs

Binary Pixel Architecture

- Small Pixels $[\sigma = pitch/\sqrt{12}]$
- In-pixel Discr. & Time Stamping
- In-situ Charge Storage



LDRD-SOI (2007): 10µm pixels, analog & binary pixels

In progress (2008): 10µm pixels, binary pixels in-pixel time stamp

• • •

LDRD-1 Chip



LDRD-1 Chip:

First LBNL test structure, simple 3T pixels, analog output, 3 matrices with 10x10 μm², 20x20 μm² and 40x40 μm² pixels;

AMS 0.35 OPTO process

Resolution Study (focused laser spot)









Radiation Hardness Test with 30 MeV p and n at 88" Cyclotron





1 Chip: Charge Collection Time



Charge carriers collected by diffusion in almost field-free epitaxial layer;

<u>First measurement</u> of charge collection time in AMS 0.35-OPTO process;

1 ns 1060 nm Laser pulse collimated on 20x20µm pixel, charge = 1 m.i.p.

Charge collection time $\Delta t \sim 150 \text{ ns}$



LDRD-2 Chip



LDRD-2 Chip:

Second generation chip features more complex pixel architecture (20 transistors) with in-pixel CDS, power cycling, different bias options and diode sizes, option of rolling shutter for 50 MHz read out and circuitry for charge injection test.

Size: 1.5×1.5 mm² 6 matrices of 20x20 μm² pixels;

AMS 0. 35-0PT0 process, received October 2006





2 Chip: In-Pixel CDS



Digitisation at end of pixel column limited in precision by speed and power dissipation: advantageous to subtract pedestal level in-pixel with correlated double sampling.

Stored reference and **pixel level** with pulsed laser light:





Plan to run LDRD-2 at 15-20 MHz in beam test;

Tested in lab up to 25 MHz without significant noise degradation.

Noise vs. T measured down to 5°C, shows little variation





RD-2 Chip: ALS Beam Test



First LDRD-2 beam test on ALS BTS 1.2 GeV e⁻ beam;

Operated in rolling-shutter mode, CDS from in-pixel stored ref. charge, 6.25 MHz r/o speed, noise stable up to 25 MHz and limited by r/o board:

Preliminary results @ 27°C







Multiple Scattering and Sensor Thickness





CMOS Sensor Back-thinning



Thin sensitive epi-layer makes CMOS Pixel sensors in principle ideally suited for back-thinning w/o significant degradation of performance expected (especially S/N), but questions arise from earlier results;



Back-thinning of diced CMOS chips by partner Bay Area company: Aptek. Aptek uses grinding and proprietary hot wax formula for mounting die on grinding plate: Backthinning yield ~ 90 %, chip thickness measured at LBNL after processing: "50 μ m" = $(50 \pm 7)\mu$ m, "40 μ m" = $(41 \pm 6)\mu$ m; three chips fully characterised:



40 µm Back-thinned Sensor Tests



Study change in charge collection and signal-to-noise before and after back-thinning: Mimosa 5 sensors (IPHC Strasbourg), 1 M pixels 17 μm pitch, 1.8x1.8 cm² surface



Feasibility of Back-thinning CMOS sensors demonstrated

VTX Ladder Design & Testing



LCRD program of engineering design, construction and characterization of full ladder equipped with back-thinned CMOS pixel sensors

- Mechanical and thermal characterization of STAR prototype, study of heat removal using low-speed airflow;
- FEA of prototype structures: (core-cooled Si/CF/RVC sandwich, Si/Al/RVC sandwich, CVD coated CF) in progress using data from surveys of 40 and 50 μm thin chips, first results promising;



The LBNL Thin Pixel Pilot Telescope



beam

Layout: 3 layers of thin Mimosa 5 sensors (17μm pixels) (40μm + 50μm + 50μm) + reference detector;

3

Sensor spacing: 1.7 cm

First beam telescope based on thin pixel sensors;
Prototype for proposed FNAL MBTF telescope;
System test of multi-M pixel

detector in realistic conditions.

Beam: 1.5 GeV e⁻ from ALS booster at BTS



Thin Pixel Pilot Telescope



TPPT allows us to perform detailed studies of ILC VTX particle tracking with various, controllable, levels of track density (0.5-5 tracks mm⁻²) under realistic conditions;

TPPT layout chosen to closely resemble ILC VTX.







From Sensor Simulation to Physics Analysis



Developing full suite of simulation and recontruction from pixel response to analysis of ILC events at highest energy;

Implemented **sensor simulation** (Pi xel Si m) & **cluster analysis** (Pi xel Ana) in Marl i n and interface to LCI 0 for beam test data (Pi xel Reader)

Marl in Processors to analyze beam test data and validate simulation response, estimate effect of changes in sensors response and detector geometry and obtain realistic digitized simulation of full physics events and overlayed backgrounds;

CDF Vertex Fit and b-tagging ported to Marl i n framework, under test;

Jet Flavour Tagging and **Physics Analysis** of Dark Matter-motivated SUSY scenarios with <u>fully simulated and digitized VTX</u> currently in progress: physics benchmarking to provide guidance to sensor R&D.

MINTERFERRE SELES

If oright version

Dergrere Docrares - Secon





VTX Physics Studies



Dark Matter-motivated SUSY scenarios important to assess ILC potential and motivates challenging requirements in terms of detector performance; Studies on G4 full simulation and reconstruction for selected benchmark processes: $e^+e^- \rightarrow H^{0}A^{00} \rightarrow b\bar{b}b\bar{b}b$





prioritise sensor R&D, conceptual design and engineered design.

T-966 Beam Test Experiment at Fermilab



Beam Test at FNAL MBTF 120 GeV p beam-line (T-966) (June-July 2007) (UC Berkeley + LBNL + INFN, Padova + Purdue U. Collaboration)

Plan to deploy two pixel beam telescope:

- TPPT-2 telescope: 4 layers of 50µm thick MIMOSA-5 sensors,
- LDRD telescope: 4 layers of LDRD-2 sensors,

ILC-like geometry, extrapolation resolution on 1st plane ~ 1µm

Study LDRD-1, LDRD-2 and LDRD-SOI sensors:

- single point resolution & sensor efficiency,
- response to inclined tracks,
- tracking capabilities in dense environment.
- vertex reconstruction accuracy with thin target,

G4 simulation of 120 GeV p Be interaction in T-966

Validate simulation, test patrec and reco algorithms.

Project Outlook



LDRD program to provide basic building blocks for monolithic pixel chip meeting the ILC specifications by end 2007: (single point resolution, readout speed, power consumption, digitisation)

LCRD project to provide engineered design and prototypes of ladder equipped with back-thinned chips meeting the ILC material budget specs.

T-966 Beam Test first US ILC VTX tracking and vertexing experiment, essential step for detector & system tests, reco sw

Emerging technologies (SOI, triple well CMOS) offer new opportunities to be investigated;

Significant effort to deploy complete suite of simulation, reconstruction and physics tools sharing common I Ci O interface, validated on beam test data.