

SPIROC update

Felix Sefkow
Most slides from
Ludovic Raux




HCAL main meeting
April 18, 2007

Topics:



- ASIC overview
- Noise level requirements
- Trigger schemes
- Readout options




SPIROC : Photoelectron response simulation


Ludovic Raux

Expressions

Simulation obtained with SiPM gain = 10^6 - 1 pe = 160 fC




Comparison of different Multipixel Geiger Photo Diodes (MGPD) TEST WITH LEDS




MGPD were illuminated with Y11 (green) and scintillator (blue) light

Efficiency was normalized to MPPC one



Felix Sefkow

Spiroc update






- Gain can be as small as $0.2 \cdot 10^6$
- Noise can be so low that threshold at 1.5 p.e is possible
- Trigger mode:
 - limit given by occupancy: $10^{-4} \rightarrow T > 4-5 \sigma(\text{Noise})$
 - Noise must be below $1/5 * 1.5 * 0.2 * 10^6 e \rightarrow N/\text{p.e.} > 17$ ☺
- High gain mode:
 - Limit given by separation of single p.e. peaks $\rightarrow G > 3-4 \sigma(\text{Noise})$
 - Noise must be below $1/4 * 0.2 * 10^6 e \rightarrow N / \text{p.e.} > 20$ ☹
- Low gain mode:
 - Limit given by MIP resolution dominated by Poisson statistics:
 $\sigma(\text{Noise}) < 1/3 \sigma(\text{Poisson})$
 - Noise must be below $0.2 * 10^6 e \rightarrow N / \text{p.e.} > 5$ ☺
- High gain ("calibration") mode most challenging
 - Gain some factor with higher impedance of r/o lines




Experience with MPPCs



- Operated at 2.something V → gain $0.3-0.4 * 10^6$ (~ SiPM)
 - *Just works*
- Keep an eye on dynamic range



- Actually no saturation seen far in DESY 6 GeV e beam



Satoru Uozumi



- SPIROC: Data volume:
 - 36 channels, ADC + TDC + time stamp = 948 bits / event
 - 16 time slices: 15 kbit
- Readout speed:
 - 5 MHz: 3-4 ms / chip if RAM full
 - 1 MHz: 14-20 ms / chip
- ILC: 200 ms max readout time
 - 5 MHz: max 50 VFE / FE, 1 MHz: max 10 VFE / FE
 - HCAL layer 2000 channels / 36/chip = 60 chips → < 5 MHz: > 1 FE
 - Faster with parallel readout or faster clock
- Test beam:
 - Asymptotic rate: 16 / 100-200 ms = 80-160 Hz
 - Test beam layer: 1 m² → only 2x faster

SiPM buffer depth: ILC case



- ILC mode: 3 MHz bunch crossing rate for 1 ms (3000 bx/train)
 - 300 Hz - 3 kHz noise from SiPM above $\frac{1}{2}$ MIP threshold
 - : 0.3 to 3 hits per train
 - Buffer depth of 16 ok for individual trigger
 - .OR. of 36 channels: trigger rate of 10 - 100 kHz
 - Buffer of 16 slices fills up in 0.16 - 1.6 ms
 - Not sufficient for ILC cycle
 - Independent of physics topology, because noise and not physics induced
 - Full channel-by-channel zero suppression only in 3rd generation ASICs (like ECAL)

SiPM buffer depth: test beam




- Testbeam mode
 - Need to adjust readout cycle to noise rate and buffer depth
 - Shorten r/o cycle to 0.1 ms?
 - Asymptotic rate stays the same: 80 Hz for 200 ms r/o
 - BUT:
 - Without external trigger read mainly noise
 - Physics fraction = beam rate / noise rate $\sim 1/10 \dots 1/100$
 - Effective rate for 1 kHz beam
 - only 1 or few Hz for .OR.ed auto-trigger
 - Order of 50 Hz for individual trigger

Fast timing 1



- In present system shaping acts as latency - and is too short
 - Would like to go from 200 ns to, say, 400 ns
- SiPM shaping in physics mode is shorter (50-100 ns)
- → need to decouple shaping and latency, store charge in-between


See next slide



Fast timing 2



- Timing scheme takes care of difference between shaping time = hold delay and latency for validation
- If validation in next clock cycle, loose data
 - Dead-time = latency / clock (in test beam only)
 - Long cycle (50000 ns): < 10%, no problem





Felix Sofkow

Spiroc update




- New DAQ
- A prototype DIF
 - Hopefully using the same protocols and software standards
- The old CRCs?
 - In principle possible
 - But only for amplitudes (Charge)
 - Possibility to read TDC being investigated, but adds complication and risk
- Need better understanding of schedules to make most practical choice





ASIC

DAQ



Summary



- ASIC design in full swing, presently working on simulation and analysis
- Signal over noise levels nominally OK even for lower MPPC gain
- ILC mode of operation can be tested
- External trigger scheme for test beam implemented, to protect against SiPM noise
- Functionality with old DAQ possibly restricted (no TDC?)
- Submission in June