

# HaRDROC performance





R. GAGLIONE, I. LAKTINEH, H. MATHEZ IN2P3/IPNL LYON

M. BOUCHEL, J. FLEURY, C. de LA TAILLE, G. MARTIN-CHASSARD, N. SEGUIN-MOREAU IN2P3/LAL ORSAY

> V. BOUDRY, J.C. BRIENT, C. JAUFFRET IN2P3/LLR PALAISEAU

# HaRDROC architecture



## HARDROC1: TESTBOARD with Chip On Board



6 layers, COB on Layer 5

2 steps to facilitate the bonding

May 07

2 6

df 23

df C4

40

2.5 1 1 2 1 2

mm

## Trigger efficiency: Scurves

- Charge injected in one channel: 100fC
  - Typically 3.5mV/fC

#### Scurves performed by varying the DAC value (Threshold)

- 2 integrated DACs to deliver Threshold voltages
- Residuals within ±5 mV / 2.6V dynamic range. INL= 0.2% (2LSB)
- 2.5 mV/DAC Unit ie 0.7 fC/UADC



# Trigger efficiency: Scurves



### Scurves of the 64 channels, Gain PA=1

- Charge injected in each channel: 100fC
- Non uniformity quite large (±25%) due to current mirror mismatch (small transistors to optimise speed)
- Can be compensated by tuning the gain of each channel



## FSB DC measurement: Uniformity



### SS waveforms (scope measurements)

- Out Q: Very usefull for detector characterisation
- DAQ0
- SS: 10 pC => 535mV, slowest peaking time:tp=150 ns



### Zin and Xtk

- Zin (PA)= $50\Omega$  with Vgain=3V,
- Zin (PA)=70Ω with Vgain=3.5V
- Qinj=100fC on Ch7
  - out\_fsb=160mV (on 50Ω), tp=15ns
- Xtk: well differentiated
  - Ch6: ± 3mV
  - Ch8: ± 3mV (± 2%)
  - Ch9: ± 0.5mV

#### Xtk: on the input

- Gain=1 on Ch7 and Gain=0 on Ch8,
  - => Xth (ch8)=0



KOBE

Trigger Xtk:

- DACO and DAC1 = 300
  (=> Vth0 = Vth1~50fC)
- Qinj in Ch7
  - Up to 1.6 pC: triggers on CH7 only, nothing on the neighbors
  - 1.8 pC: Triggers on Ch7 and CH6, no trig on other channels
  - 2 pC up to 5,6pC: Triggers on CH7, CH6 an 8
  - 10pC Triggers on Ch7 and on the 4 direct neighbors.



### **Power dissipation**

#### Measured power dissipation (no power pulsing)

- Preamp : 6 mA = 100  $\mu$ A/ch
- Fast shaper : 5,3 mA
- Discriminators (2): 5.9 mA
- Slow shaper (used only for backup) : 14.5 mA
- DAC : 0.8 mA
- Bandgap reference : 5 mA
- Digital part : 3 mA
- Total : : 26 mA\*3.5V = 90 mW/64ch = 1.4 mW/channel
  - 140 mW if slow shaper (analog readout) is used
- Need to test power pulsing (0.5 to 1% duty cycle) -> 8-15  $\mu$ W/ch



# Auto trigger with 10fC: Qinj=10fC in Ch7 DAC0 and DAC1=255 (~5fC)



# HARDROC1 PERFORMANCE SUMMARY

Number of inputs/outputs	64 inputs, 1 serial output
Input Impedance	50-70Ω
Gain Adjustment	0 to 4, 6bits, accuracy 6%
Bipolar Fast Shaper	≈3.5 mV/fC tp=15ns
10 bit-DAC	2.5 mV/fC, INL=0.2%
Trigger sensitivity	Down to 10fC
Slow Shaper (analog readout)	≈50 mV/pC, 1fC to 10pC , tp= 100ns to 150ns
Analog Xtk	2%
Analog Readout speed	5 MHz
Memory depth	128 (20kbits)
Digital readout speed	5MHz or more
Power dissipation (not pulsed)	100 mW (64 channels)

### CONCLUSION

- Permormance of hardroc1: so far so good
  - Autotrigger down to 10fC
  - Digital part: OK for one chip

Lot of work to be done for the readout of several chips with DAQO and DAQ2

 15 chips measured before being mounted on DHCAL PCB (4 chips /PCB), which were received at the beginning of May.





### ECAL, AHCAL, DHCAL

# detector readout



# HARDROC1: digital part



## 8x32 pads: RPC and µMegas

