

**SKIROC** status

#### Calice meeting – Kobe – 10/05/2007





## Common DAQ



- Timing is the same for all detectors
- Number of channels involves embedded electronic for all detectors
- -Outputting of data is done the same way for all detectors
- → Back-end of very-front-end shall be common for all detectors







Chip 0	Acquisition	A/D conv.	DAQ	IDLE MODE		
Chip 1	Acquisition	A/D conv.	IDLE	DAQ		IDLE MODE
Chip 2	Acquisition	A/D conv.	IDLE			IDLE MODE
Chip 3	Acquisition	A/D conv.	IDLE			IDLE MODE
Chip 4	Acquisition	A/D conv.	IDLE		DAQ	IDLE MODE

## Acquisition mode in test beam

- No time measurement
  - $\rightarrow$  Synchronous hold validated by internal trigger

#### BCID



# **SKIROC** presentation

정 🖉 정도 정도 도 것 것 것 것 것 것 것 것 것 것 것 것 것 것 것 것	
1988 - I - BE TAB - I AB - I BE I AB - AB - I BE FAB - AB - I BE I	
in a second se	

- ECAL read out

- Silicon PIN detector
- 36 channels
- -Compatible new DAQ

## Main features

- Designed for 5\*5 mm<sup>2</sup> pads
- 36 channels (instead of 72 to reduce cost of prototype)
- Detector AC/DC coupled
- o Auto-trigger
  - MIP/noise ratio on trigger channel : 16
- 2 gains / 12 bit ADC  $\rightarrow$  2000 MIP
  - MIP/noise ratio : 11
- Power pulsing
  - Programmable stage by stage
- Calibration injection capacitance
- Embedded bandgap for references
- Embedded DAC for trig threshold
- Compatible with physic proto DAQ
  - Serial analogue output
  - External "force trigger"
- Probe bus for debug
- o 24 bits Bunch Crossing ID
- o SRAM with data formatting
- Output & control with daisy-chain Digital on FPGA for debug

### One channel



## **Block scheme of SKIROC**





## **SKIROC** status

- Chips in hand
- Test board debugged
- o Consumption OK
- o Chip alive
- Slow control loading checksum OK

## $\rightarrow$ First test are conducted now

# ADC design

### Work done at LPCC (Clermont Ferrand)





#### Next step: Pipeline ADC



# PCBs

## FEV4 : New PCB description

- Compatible physics prototype
- o Same size as FEV3
- o 1 active wafer (instead of 2 for FEV3)

o Chip buried in the PCB



## FEV4 – stack up description





## FEV4 – signal density



Difficulty are already foreseen to carry signals from one stitchable PCB to another



## FEV4 pictures



## FEV4 duty

o Chip on board test

- First prototype of chip in board
- Thin PCB coupling measurement
- Chip in beam test
  - Technology is 0.35µ
  - Analog part is very close to final version
  - Digital missing
- o Power pulsing test

## FEV4 – missing features

- o 5\*5 mm<sup>2</sup> pads
- o Stitching
- o Daisy chain
- o Flat buried chip



## Conclusion

o Chips are in test

- MPW has been delayed by a couple of weeks
- o 1 Test board is ready
  - 3 more PCBs are due
  - Firmware is in developpment, slow control OK
  - Labview software is in development, SC OK

 First results delayed due to late chip delivery but analogue measurement soon