



Argonne
NATIONAL
LABORATORY

... for a brighter future



U.S. Department
of Energy

UChicago ►
Argonne_{LLC}



A U.S. Department of Energy laboratory
managed by UChicago Argonne, LLC



Digital HCAL Electronics Current Status & Plans

Gary Drake

Argonne National Laboratory

ALCPG07 Meeting

Fermilab

Oct. 24, 2007

Representing the Work of Our DHCAL Group:

John Butler, BU
Tim Cundiff, ANL
Vic Guarino, ANL
Bill Haberichter, ANL
Eric Hazen, BU
Jim Hoff, FNAL
Scott Holm, FNAL
Jia Li, UTA
Andrew Kreps, ANL

Ed May, ANL
G. Mavromanolakis, FNAL
Ed Norbeck, Iowa
José Repond, ANL
Shouxiang Wu, BU
Lei Xia, ANL
Dave Underwood, ANL
Andy White, UTA
Ken Wood, FNAL
Jae Yu, UTA

BOLD = Electronics Design Contributions



The Goals of our R&D Program:

- To measure hadronic showers using a “fine-grain” detector (1 cm² pads) having 1-bit resolution → “*Digital Calorimetry*”
- To use these measurements in the development of Particle-Flow Algorithms
 - Test how well do current simulations work
 - Provide a physical measurement basis for current and future simulations
 - Caveat: Can’t do full PFAs without Tracking,
But can get single particle profiles
- To develop detector technologies suitable for PFAs and the ILC → RPCs & GEMs
- To begin to develop instrumentation techniques suitable for this approach


*Our goal: To build a 400,000 channel “cubic meter” detector
In collaboration with CALICE → “Prototype Section”*

We are NOT developing instrumentation for a real ILC detector

*We are NOT trying to solve all of the problems & issues
associated with instrumenting and building a real ILC detector*


*We ARE forming a basis for future developments in
Digital Hadron Calorimetry*

Detector Configuration



Detector Configuration

Original Conception (RPC Shown):




General System Specifications & Design Decisions

- Front-end instrumentation to use **64-channel custom ASIC → DCAL**
 - 1 cm² pads, 1 meter² planes, 40 planes, → **400,000 channels for 1 m³**
- Front-end channel consists of amplifier/shaper/discriminator
- **Single programmable threshold per chip** → 1 bit dynamic range
 - DAC has 8-bit range
 - Common threshold per ASIC
- **2 gain ranges**
 - High gain for GEMs (20 fC - ~200 fC signals)
 - Low gain for RPCs (100 fC - ~10 pC signals)
- **Timestamp each hit, 100 nSec time resolution**
 - 1 second dynamic range → 24 bits @ 100 nSec
 - Synchronize timestamps over system
- **Data from FE consists of hit pattern in ASIC + timestamp**
 - 24 bit timestamp + 64 hit bits = 88 bits (+ address, error bits, etc.)


General System Specifications & Design Decisions (Continued)

- Capability for **Self Triggering** → Noise, Cosmic rays
- Capability for **External Triggering** → Primary method for beam events
 - 20-stage pipeline → 2 μ Sec latency @ 100 nSec
- Capability of FE to source prompt Trigger Bit (simple OR of all disc.)
- Capability to store up to **8-deep output buffer** (FIFO) in ASIC
- Design for **100 Hz (Ext. Trig)** nominal rate
- **Dead-timeless Readout**
- **Zero-suppression** implemented in front-end
- Time-sorting of data implemented in VME readout
- **On-board charge injection** with programmable DAC
- Design for 10% occupancy
- Concatenate data in front-ends
- **Use serial communication protocols**
- Slow controls separate from data output stream
- Compatibility with CALICE DAQ


System Block Diagram



System Physical Implementation – Cubic Meter




Block Diagram of the DCAL ASIC



Courtesy Jim Hoff, FNAL

DCAL ASIC Layout – Version 2

Fabricated in TSMC 0.25 μm CMOS
Die ~4 mm x 6 mm, 160-pin TQFP package




DCAL Chip Testing


- Design
 - Specified by Argonne
 - Designed by Fermilab
- 1st Version
 - Fabricated 40 chips, bare die
 - Extensively tested
- 2nd Version
 - Fabricated 104 chips, packaged
 - Main changes:
 - *Decrease gain for hi & lo ranges*
 - *Decouple output serial clock*
 - *Allow 10 MHz output serial clock operation*
 - Extensively tested at bench
 - Used in Vertical Slice




DCAL2 Testing – Charge Response



Threshold Scans
 # Hits vs. Thrsh.
 Constant Q Inj
 Internal or External




Thrsh. vs. Q Inj
 Internal Charge Injection
 Ratio of high to low gain
 $R = 6.4 \pm 0.2$
 (exactly as expected)



Thrsh. vs. Q Inj
 External Charge Injection
 100 pF C_S
 Low Gain:
 $Q(\text{fC}) = 1.91 \cdot \text{THR DAC} - 39.9$

Detector Configuration Revisited



Current Construction (RPC Show):



**PAD Board cannot have vias from circuitry above
→ 2 PCBs help with manufacturability & reduce cost**



Pad Board & Front End Board Design

4-layer Pad-board (3 shown)




Blind vias to route sensitive signals to glue pads – needed to minimize contact with digital lines in FEB

8-layer FE-board (3 layers shown)




Also has blind vias
→ Very complex board design to minimize crosstalk & digital noise pickup

Measurement of FEB Noise Floor



Low Gain





High Gain

Distribution of Threshold DAC Values to give 10% Hits
Tests on Bare Front End Board
No C_S
No Charge Injection

⇒ **Excellent Noise Performance!**





Front End Board Construction & Testing



- Have built & checked out 14 boards.
- Chips not tested in advance of assembly.
- Yield ~85%.






Vertical Slice Electronics Composition



Assembled & Tested Beforehand
(FE Bd glued before assembly to RPC)

Prototype Data Concentrator



Pin	Signal	Pin	Signal
1	Tx data +	5	Test -
2	Tx data -	6	GND
3	+3.3V	7	Rx data +
4	Test +	8	Rx data -

Table 1: Front-End Link Connector Pinout




Illustration 2: Front-End Link Low-Level Protocol: from DCOL to front-ends





Illustration 3: Front-End Link Low-Level Protocol: from front-ends to DCOL


- Have built & checked out 14 boards.

Data Collector




Functionality:

- Receives data as packets
Timestamp (24 bits) +
Address (16 bits) +
Hit pattern (64 bits)



- Groups packets in buffers
(by matching timestamps)
- Makes buffers available for VME transfer
- Monitor registers (scalars)
- Provides slow control of front-end
Allows read/write to DCAL chips or
data concentrator boards
- Have built & checked out 3 boards.

Timing & Trigger Module (TTM)





- **Functionality:**

- Provides synchronized clock & trigger signals to Data Concentrators, which in turn fan out to front ends
- Contains registers for timestamping triggers, histogramming, etc.

- Have built & checked out 3 boards.




Tests with Cosmic Ray Hodoscope




First Cosmic Ray Events – 1 Plane, Triggered

Event 1 Timestamp 1212504 Hits 3 Running Efficiency 1.0000




Hit Any Key to Continue, or B to Go Back to Main Menu...

Event 24 Timestamp 588154 Hits 2 Running Efficiency 0.8750




Hit Any Key to Continue, or B to Go Back to Main Menu...

Event 21 Timestamp 13311779 Hits 11 Running Efficiency 0.8571




Hit Any Key to Continue, or B to Go Back to Main Menu...



Noise rate of electronics ~ 0
Noise rate of chamber < 1 Hz/cm²


Vertical Slice at the Fermilab Testbeam




See José Repond's & Lei Xia's Talks

Next: Cubic Meter HCAL for the CALICE Prototype Section

- Building the Prototype Section
 - (40) 10,000 channel planes
→ 400,000 channels total
 - 144 ASICs per plane
→ 5760 ASICs total
(Fab ~9000)
 - Test with cosmic rays & testbeam
→ **Development In Progress...**
- Primary Remaining Tasks:
 - Reduce FEB Costs
 - More Sophisticated DCOL
 - Understand ~1% Data Errors



Next Step: Build the Prototype Section



Actual Size RPC & Pad Board

Summary

■ Well advanced in electronics design

- 2 versions of ASIC, thoroughly tested at bench
- No show-stoppers in system performance
- Robust architecture ideal for detector development
- All system components prototyped & work well
- Mature checkout test stands & software

■ Vertical Slice


- Successful cosmic ray run with hodoscope
- Successful beam test at Fermilab
(See Repond & Xia talks to follow...)
- We learned much – DAQ bugs, noise, timing problems, communication problems, etc.
- Have proven electronics readout concept is Robust and Viable
- Believe we have demonstrated that this project is worth supporting → \$\$\$

■ Next Step: Prototype Section

- Completing final design preparations now
- Begin production of components by beginning of 2008


Backup Slides

Features of the DCAL ASIC



- Front-End consists of amplifier / shaper / baseline restorer
 - Charge preamp has selectable gain (1.5pF for GEMs, 9.9pF for RPCs)
 - CR-RC Shaper has selectable peaking times (65 nS, 85 nS, 100 nS, 125 nS)
 - BLR selectable (on or off)
 - 64 channels per chip


Features of the DCAL ASIC



■ Chip Mask

- 64-bit mask register – turn off bad or noisy channels
- Chip-wide enable bit – turn off bad chips


Features of the DCAL ASIC



■ Timestamp

- Implemented as a counter, using 10 MHz system clock
- Any Hit channel captures value of 24-bit timestamp counter (plus all 64 discriminator states)
- Dedicated counter reset for synchronizing all counters across the system


Features of the DCAL ASIC



■ Triggering

- 20-stage pipeline for external trigger latency – use or bypass
- Self-trigger – simple OR of all discriminators
- External trigger input capability
- Each trigger (internal or external) captures 1 clock cycle of data
- Prompt generation of output trigger bit


Features of the DCAL ASIC



■ Output

- 8-stage output FIFO – can store 8 events, sequential or not
- Data consists of 24 bits of timestamp + 64 discriminator states → 11 bytes
- Each byte is parsed into 8-bit frames → 121 bits
- Data transmitted LVDS, serially using 10 MHz system clock – 10 Mbps → 12.1 μ Sec to read 1 event (~80 KHz)
- Point-to-point connection – No daisy-chaining or token-ring topologies

Features of the DCAL ASIC





■ Slow Controls

- Set up FE conditions, trigger mode, mask register, pipeline enable, etc.
- Set up charge injection (8-bit DAC, uses dedicated ext. sig. TCAL)
- Chip has 5-bit addressing for communication in bussed operation
- Most registers R/W, can do global (broadcast) set/reset/write
- Data transmitted R/W, LVDS, serially using 10 MHz system clock

DCAL Serial Data Output Format

Serial lines need synchronization → “Heartbeat”



00	
1000000000	SYNC
11000000111	STATUS
1000000000	SYNC
11000001111	STATUS
1000000000	SYNC
11000010111	STATUS
10000000000	SYNC
10000000010	TIME
10000000010	TIME
10000010010	TIME
10001000001	Hit Bits
11000000001	Hit Bits
10000001001	Hit Bits
10001000001	Hit Bits
10100000001	Hit Bits
10000000101	Hit Bits
10000100001	Hit Bits
10000001001	Hit Bits
10000000000	SYNC
11000001111	STATUS
10000000000	SYNC
11000010111	STATUS
100000	