



Why we are needed a new architecture and packaging standard for the ILC instrumentation?

- ✓ Recent accelerators have availability 40-70%
- ✓ The ILC will be 7-10 times the size of any comparable existing linear machine
- So, it is essential that the ILC controls, instrumentation and electronics systems be designed with *High Availability* architectures!
- And this architecture should provide *High Availability* at both *hardware* and software levels!



ATCA Digitizer



Why the Advanced Computing Telecommunications Architecture (ATCA) is a strong Candidate Platform for ILC Instrumentation?

➤ This system contains the essential features to guarantee a Service Availability of a crate full of processing and instrumentation electronics of 99.999% (Five 9's) ~ 5 min downtime/year:

- ✓ Dual redundant communication processors and links
- ✓ Redundant control and data planes
- ✓ Redundant -48V power feeds
- ✓ Single board failure domain
- ✓ No single point of failure for any system interconnect
- ✓ Intelligent crate (shelf) diagnostics and management
- ✓ Hot-swap capability for all boards & active modules

> ATCA is an *open standard platform* designed by a strong industry consortium (PICMG)







✓ ATCA - Advanced Computing Telecommunications Architecture - is an

standard platform originally designed for Telecommunication industry,

not for Instrumentation!

Main Question is:

What is the best way to check how good is this Platform for ILC Instrumentation?

10/31/2007



The Design multi-channel(16), 12 bit resolution, fast(500MHz) ATCA Digitizer

Today's Standard Tools for Diagnostic and Control:

- ✓ Digital Down Converters
- ✓ Digital Dumpers

All Based on accurate and fast Digitizers !

10/31/2007



- High Data Rate :
 - ✓ ADC to FPGA (500MSPS)
 - ✓ FPGA to DAC (max 1200MSPS)
 - ✓ FPGA to/from DDR2 RAM (633MSPS)
 - ✓ Fabric Interface (1000MBPS)
 - ✓ Base (Ethernet) Interface 10/100/1000MB



Timing Budget Analysis of 500MHz System



- Board (Layout) Skew
 - Sampling Window





60 01399-005 50 10 100 1000 INPUT (MHz) ENCODE **Amplitude Error vs. Clock Jitter** Signal-to-Noise Ratio Due to Aperture Jitter

10/31/2007

Alexey Semenov, Manfred Wend **ATCA Digitizer**

10 BITS

ERROR VOLTAGE



- How to reduce EMI from ATCA 48V DC-DC Power Converters?
- +5V to PreAmp and: 48V A **HOT SWAP** ADC1 **Isolated** Linear ADC2 Controller DCDC **Regulators** 48V B ADC3 48V to 6V 6V to 5V ADC4 DCDC +3.3V 6V to 3.3V **Spread Spectrum** Clocks DCDC +2.5V 6V to 2.5V DCDC +1.8V 6V to 1.8V **Total Power:** ~ 50W DCDC +1.2V **Intermediate Power Bus:** 6V to 1.2V DCDC +0.9V 6V to 0.9V

Power Distribution

10/31/2007



Project Critical Point #3:

- How to reduce EMI from ATCA 48V DC-DC Power Converters?
 - ✓ Spread-Spectrum Clock for DC-DC ?!
 - ✓ Slew Rate Controlled MOSFET Switches?!



Output spectra demonstrate that a conventional fixed-frequency clock produces considerably more noise than does the spread-spectrum technique.

10/31/2007











Alexey Semenov, Manfred Wend ATCA Digitizer

10/31/2007



Joint meeting of the American Linear Collider Physics Group and ILC Global Design Effort

Advanced TCA

October 22-26, 2007 Fermilab, Batavia, Illinois, USA

http://ilc.fnal.gov/conf/alcpg07/

AD9510:

- ✓ Additive output jitter 275 fs RMS
- ✓ Input reference frequencies to 250MHz
- ✓ 4 independent 1.2 GHz LVPECL clock outputs
- ✓ 4 independent 800MHz LVDS clock outputs
- ✓ *Programmable divider for each output*
- ✓ Fine delay adjust for two LVDS output
- ✓ Serial mode control port

ADC&DAC Synthesizer and Clock Distribution (4 identical Station)



10/31/2007





Project Hardware Status

- ✓ Digitizer Schematic *done*
- ✓ Board Layout *in progress*... *December 2007*
- ✓ FPGA VHDL code in progress... May 2008