



FEB

AHCAL - DIF Interface


M. Reinecke





AHCAL Half Sector - Integration

FEB





Slabs of an AHCAL layer

FEB

Number of channels per layer not constant!

24 SPIROCs in chain

6 HBUs in a row

Two flexleads for interconnection

Slow-Control and Readout token


to LDA

AHCAL slab

HBU: 12x12 tiles

9x12 tiles

Half Sector:
~100cm (33 Tiles)




DIF-DIF conn.



DAQ and AHCAL Data Rate

FEB



ODR: Off-Detector Receiver
LDA: Link/Data Aggregator
DIF: Detector (specific) Interface
CCC: Clock/Control/Config

LDA input data rate: max. 53MBit/bunch train
(38 DIFs connected)

DIF input data rate: max 1.4MBit/bunch train.
(**max** setup: up to 3 slabs per DIF)

Slab output data rate: max. 460kBit.
(Largest slab: 24 SPIROCs in a readout chain,
About 19kbit data per SPIROC)




Failsafe Setup

FEB

Up to 24 SPIROCs (864 detector channels) in slow-control and readout chain (AHCAL).

A broken chip would disable the complete chain.
Proposal:




If agreed, needs implementation in next ASIC versions!



Power Cycling (SPIROC)

FEB



- SPIROC with 5 analogue stages : individual channel trigger, SIPM noise above threshold rate $\approx 300\text{Hz}$.
- Power cycling after A/D conversion (sensitive analogue memory).
- Sequential power cycling of digital part ($\approx 10\%$ of total power) during readout, controlled by readout token.



Power Cycling II

FEB

Assumption for SPIROC so far: $25\mu\text{W}$ per channel @ 1% duty cycle.

Proposed Power Cycle: 2.1ms **all** on (global signal ,pwr_on')
+ 6ms **digital part** on (per SPIROC,
5848 bits @ 1MHz,
5 analogue stages)

⇒ ok!

But: Power budget is impaired if more than 5 analogue stages are needed (due to e.g. SiPM noise rate, trigger scheme).

To be checked: Switch off before A/D conversion.



SPIROC - DIF Signalling

FEB


First ideas about signals between DIF and AHCAL slabs.

How many of the **debug, power-cycling and reset signals** are needed for production version?

Failsafe setup needed for Slow-Control and Readout?

We propose an enable signal to the power block in order to switch off a complete layer/slab.

Should we foresee a readback possibility of slow-control data?





DIF Signals - Common List

FEB

A common signal list has been established:


- clarify differences and analogies of the detector concepts
- create a basis for the definition of the DIF tasks
- enable discussions on the necessity of individual signals

Category	Signal	Function	I/O for slab	Valid on	ECAL (SKIROC)	DHCAL (HARDROC)	AHCAL (SPIROC)
operation control							
	reset*	global reset of complete ASIC	I	low	LVC MOS	LVC MOS	LVC MOS
	RST_counter	reset for the BLD counter	I	high	LVC MOS	LVC MOS	LVC MOS
	Digital_pwr_on	power-cycling control for the digital part	I	high	LVC MOS	LVC MOS	LVC MOS
	Analog_pwr_on	power-cycling control for the analog part	I	high	LVC MOS	LVC MOS	LVC MOS
	ADC_pwr_on	power-cycling control for the ADC part	I	high	LVC MOS		LVC MOS
	start_conv_DAQ	start ADC conversion	I	high	LVC MOS	LVC MOS	LVC MOS
	no_trig	erase active analogue column	I	high			LVDS
	Val_Evt	external validation of event	I	high	LVDS	LVDS	LVDS
	RAZ_Cmn	reset for internal RS flip flops (discriminator outputs)	I	high	LVDS	LVDS	
slow control							
	clk_sc	slow-control shift-reg. clock 1MHz	I	rising	LVC MOS	LVC MOS	LVC MOS
	srin_sc (D_SC)	data input of slow control shift-reg.-chain	I	high	LVC MOS	LVC MOS	LVC MOS
	sROUT_sc (Q_SC)	output of slow-control shift-reg.-chain	O	high	LVC MOS	LVC MOS	LVC MOS
	load_sc	latch-command for slow control data	I	high			LVC MOS
	srin_sc_byp	bypass input of slow-control reg.	I	high			LVC MOS
	sROUT_sc_byp	bypass output of slow-control reg.	O	high			LVC MOS
readout							
	start_readout	token input of result data	I	high	LVC MOS	LVC MOS	LVC MOS



Redundancy

FEB



Redundancy proposal by M. Goodrick, Bart Hommels et al.



Conclusion

FEB

- First ideas about AHCAL-DIF setup have been collected. Now: discussions and coordination in DIF working group.
- The working group needs input and a final ,ok' from ASIC designers and „ILC users“ about a proposed concept.
- Next step: Agreement on protocol for data transfer for the readout- and slow-control data.