

# **Omega**

**FEE TASK STATUS REPORT**

**EUDET annual meeting**





**16 October, 2007**

*Orsay MicroElectronic Group Associated*


# Plan

Omega

- PROBLEMATIC AND GOALS
- CHIP PRESENTATION
- SOME RESULTS




# PROBLEMATIC AND GOALS




# Common DAQ

*Omega*




- Timing is the same for all detectors
  - Number of channels is the same for all detectors
  - Output is the same for all detectors
  - Easier to handle
- Very high integration
- No external components → system on chip
- No active cooling → power pulsing for ultra low





# Time considerations

Omega




## Read out : token ring

Omega




# CHIP PRESENTATIONS




# The front-end ASICs : the ROC chips


Omega




**SPIROC**  
Analog HCAL  
(SiPM)  
36 ch. 32mm<sup>2</sup>  
June 07



**HARDROC**  
Digital HCAL  
(RPC,  $\mu$ megas or GEMs)  
64 ch. 16mm<sup>2</sup>  
Sept 06




**SKIROC**  
ECAL  
(Si PIN diode)  
36 ch. 20mm<sup>2</sup>  
Nov 06




# Block scheme of a ROC chip

Omega



# One analogue channel (SKIROC)

*Omega*



# SOME RESULTS




# Charge measurement and self-trigger

Omega

## One MIP measurement (injected charge) in SKIROC

Charge measurement

Self trigger




# POWER PULSING: Hardroc results

*Omega*

Maximum power available:

- 10  $\mu$ W/ channel with 0.5% duty cycle
- =>  $640\mu\text{W}/3.5\text{V} = 180 \mu\text{A}$  for the entire chip
- OFF = Ibias \_cell switched off during interbunch:





- BUT a few forgotten switches...
  - Bandgap, some reference voltages not power pulsed
- Easy to fix in the production version

	ON	OFF
Vdd_pad	0	
Vdd_pa	5.8 mA	5.6 $\mu$ A
Vdd_fsb	4.9 mA	65 $\mu$ A
Vdd_d0	2.8 mA	78 $\mu$ A
Vdd_d1	2.7 mA	0
Vddd+ vddd2	3.3mA	200 $\mu$ A + 0 (Clk OFF)
Vdd_dac	0.77 mA	218 $\mu$ A
Vdd_bandgap	5.05 mA	2.73 mA
Total (noPP)	25.3 mA	3.2mA
Total with 0.5% PP	125 $\mu$ A	0 hopefully

# Power pulsing: HARDROC settling time

*Omega*




- PWR ON: ILC like (1ms,199ms)
- All decoupling capacitors removed
- PP of the analog part:
  - Input signal synchronised on PWR ON
  - Injection of 100fC, Threshold= 30fC
  - => **Awake time= 2 μs**
- Power pulsing of the DAC:
  - **25 μs (slew rate limited)**

## Daisy chain measurement

Omega

- First measurement of four chips on the DHCAL prototype PCB (IPNL, LLR, LAL)



- The three calorimeters have a FE ASIC
  - HARDROC for the DHCAL
  - SPIROC for the AHCAL
  - SKIROC for the ECAL
- Some crucial points have been validated
  - Digital daisy-chain
  - Power Pulsing
  - Stand-alone capability (no external component)
- The production is foreseen mid'08
  - Very aggressive schedule
  - Still in the EUDET milestones