




# DIF for ECAL some Technical aspects

## DIF working group


R. Cornat - LPC




# SKIROC read-out interface



DIF



DAQ



DAQ

## ASU-DIF connector

## System requirements

- High Voltage
  - Power
  - Bias
  - Clock, Control and Commands (CCC)
  - Slow control
  - Read-out
  - Probe
- Reliability
  - Power dissipation
  - Testability
  - Signal integrity
  - Timing
  - Mechanical constraints
  - Successive versions of ROC chips

As a first approach, linked to ASUDAQ developments : a try to list signals of ASU-DIF connector :

# SKIROC Spring'07 compared to other chips

ASU/DAQ et ISDDAQ Implementées dans proto eDIF

LPC 22/06/07

11/09/2007 13:14

- under work
- need external hardware to run with every ROC versions
- compatible with limitations (use of undevoted existing hardware)
- fully compatible ROC/ASU/SLAB
- extra features

I/O pour connecteur ASU/SLAB

CATEGORIE	NOM	single signal					min. conf	proto eDIF	
		SKIROC Q3'07 doc LAL 06/06/07	SKIROC 06<	HaRDROC 07 doc LAL 06/06/07	SPIROC 07 doc LAL 06/06/07	ASU/SLAB		add. Feature	dir from DIF
HV									
POWER	GND 3.3V	33 different 20 different	1 single supply 1 single supply	many many			1 1		
BIAS		22 external	Internal	?			0		
REFERENCE		13 external	Internal	?			0		
OCC	clkp 40MHz	1 LVDS	1 LVDS	1 LVDS	1 LVTTTL	1 LVDS	1 LVDS		O
	clkn 40MHz								
	Reset	1 OC	1 OC	1 LVTTTL	1 LVTTTL	1 OC	1 OC		OC
	test_in	Analogue		rtn			1		Aout
	resetb_pa	1 LVTTTL						1 LVTTTL	O
	resetb_discr1	1 LVTTTL		rst_counter				1 LVTTTL	O
	adc_discr1b	1 LVTTTL						1 LVTTTL	O
	adcchoise	1 LVTTTL						1 LVTTTL	O
	valid_discr1	1 LVTTTL						1 LVTTTL	O
	start_rampadc	1 LVTTTL						1 LVTTTL	O
	adc_pwr_puls	1 LVTTTL		pwr_on_daq			1 LVTTTL	1 LVTTTL	O
	power_on_analog	1 LVTTTL	?	4 LVTTTL			4 LVTTTL		O
	ramp	analogue							Ain
					"+52 I" "+130 O"				
SC	clk_sc	1 LVTTTL	1 LVTTTL	1 LVTTTL		1 LVTTTL	1 LVTTTL		O
	rstb_sc	1 LVTTTL	1 LVTTTL	1 LVTTTL		1 LVTTTL	1 LVTTTL		O
	sroutscbuf	1 LVTTTL	1 LVTTTL	1 LVTTTL	?	1 LVTTTL	1 LVTTTL		I
	srin_sc	1 LVTTTL	1 LVTTTL	1 LVTTTL		1 LVTTTL	1 LVTTTL		O
	clkp_sc_lvds							1 LVDS	O
	clkn_sc_lvds								O
SPY	clk_spy	1 LVTTTL						1 LVTTTL	O
	rstb_spy	1 LVTTTL						1 LVTTTL	O
	r(SCA)	5 LVTTTL						5 LVTTTL	O
	hb(SCA)	5 LVTTTL						5 LVTTTL	O
	out_analogue(SCA)	analogue							Ain
	srin_spy	1 LVTTTL						1 LVTTTL	O
sroutspybuf	1 LVTTTL						1 LVTTTL	I	
PROBE	ok_probe	1 LVTTTL		ok_r				1 LVTTTL	O
	rstb_probe	1 LVTTTL		rst_r				1 LVTTTL	O
	srin_probe	1 LVTTTL		d_r				1 LVTTTL	O
	analogue_probe	analogue	analogue			analogue	analogue		Ain
	digital_probe	1 LVTTTL	1 LVTTTL			1 LVTTTL	1 LVTTTL		I
sroutprobebuf	1 LVTTTL		ql_r				1 LVTTTL	I	
READOUT	clk_5MHz / 1 MHz		1 LVDS	1 LVDS	1 LVTTTL	1 LVDS	1 LVDS	1 LVTTTL	O

Data from designer's doc

# SKIROC Spring'07 compared to other chips



REFERENCE	Signal	13 external	Internal	?	0	OC	Aout	
	reseto_discrn	1 LVTTTL						1 LVTTTL
	adc_discrn	1 LVTTTL						1 LVTTTL
	adchoice	1 LVTTTL						1 LVTTTL
	valid_discrn	1 LVTTTL						1 LVTTTL
	startRampadc	1 LVTTTL						1 LVTTTL
	adc_pwr_puls	1 LVTTTL						1 LVTTTL
	power_on_analog	1 LVTTTL						1 LVTTTL
	ramp	analogue						Ain
								+52 I +130 O
SC	clk_sc	1 LVTTTL	1 LVTTTL	1 LVTTTL		1 LVTTTL	1 LVTTTL	O
	rstb_sc	1 LVTTTL	1 LVTTTL	1 LVTTTL		1 LVTTTL	1 LVTTTL	O
	sroutscbuf	1 LVTTTL	1 LVTTTL	1 LVTTTL	?	1 LVTTTL	1 LVTTTL	I
	srin_sc	1 LVTTTL	1 LVTTTL	1 LVTTTL		1 LVTTTL	1 LVTTTL	O
	clkp_sc_lvds							1 LVDS
	clkn_sc_lvds							O
SPY	clk_spy	1 LVTTTL						1 LVTTTL
	rstb_spy	1 LVTTTL						1 LVTTTL
	r(SCA)	5 LVTTTL						5 LVTTTL
	hb(SCA)	5 LVTTTL						5 LVTTTL
	out_analogue(SCA)	analogue						Ain
	srin_spy	1 LVTTTL						1 LVTTTL
	sroutspybuf	1 LVTTTL						1 LVTTTL
PROBE	ok_probe	1 LVTTTL		ok_r				1 LVTTTL
	rstb_probe	1 LVTTTL		rst_r				1 LVTTTL
	srin_probe	1 LVTTTL		d_r				1 LVTTTL
	analogue_probe	analogue	analogue			analogue	analogue	Ain
	digital_probe	1 LVTTTL	1 LVTTTL			1 LVTTTL		I
	sroutprobebuf	1 LVTTTL		q_r				1 LVTTTL
READOUT	clk_5MHz / 1 MHz			1 LVTTTL				1 LVTTTL
	clkp_5MHz / 1 MHz		1 LVDS	1 LVDS		1 LVDS	1 LVDS	O
	clkn_5MHz / 1 MHz							O
	StartAcq	1 LVTTTL		1 LVTTTL	1 LVTTTL	1 LVTTTL	1 LVTTTL	O
	ValEvtp	1 LVDS		1 LVDS		1 LVDS	1 LVDS	O
	ValEvtn							O
	RazChnp	1 LVDS		1 LVDS		1 LVDS	1 LVDS	O
	RazChnn							O
	StartReadOut	1 LVTTTL		1 LVTTTL	1 LVTTTL	1 LVTTTL	1 LVTTTL	O
	EndReadOut	1 LVTTTL		1 LVTTTL	1 LVTTTL	1 LVTTTL	1 LVTTTL	I
	TransmitOn	1 LVTTTL		1 LVTTTL	1 LVTTTL	1 LVTTTL	1 LVTTTL	I
	Dout (out0)	1 LVTTTL	1 LVTTTL	1 LVTTTL	1 LVTTTL	1 LVTTTL	1 LVTTTL	I
	out	35 LVTTTL		0	out_RS_trig<1..0>	0	0	35 LVTTTL
	RamFull		1 OC	1 OC	1 LVTTTL	1 OC	1 OC	OC
	TriggerExt	1 LVTTTL		1 LVTTTL	1 LVTTTL	1 LVTTTL	1 LVTTTL	O
	TriggerOut	1 LVTTTL		1 LVTTTL	1 LVTTTL	1 LVTTTL	1 LVTTTL	I
								+2 O +1 I
?	CompOut	0		1 LVTTTL				1 LVTTTL
	LatchOut	0		1 LVTTTL				1 LVTTTL
	ValEvtOut	0		1 LVTTTL				1 LVTTTL
	RazChnOut	0		1 LVTTTL				1 LVTTTL
SPARE	spareI							2 LVTTTL
	spareO							2 LVTTTL
	spareLVDSO							2 LVDS
	spareLVDSI							2 LVDS
	spareOC							2 OC

Data from designer's doc



CAT	NAME			
HV				
POWER	GND		1	
	3.3V		1	
BIAS				
			0	
REFERENCE				
			0	
CCC	clkp 40MHz	1 LVDS	O	
	clkn 40MHz			
	Reset	1 OC	OC	
	power_on_xxxx	5 LVTTTL	O	new 22/08
	testin	analogue	O	new 22/08
SC	clk_sc	1 LVTTTL	O	
	rstb_sc	1 LVTTTL	O	
	srouscbuf	1 LVTTTL	I	
	srin_sc	1 LVTTTL	O	
PROBE	analogue_probe	analogue	Ain	
	digital_probe	1 LVTTTL	I	
READOUT	clkp_5MHz / 1 MHz	1 LVDS	O	
	clkn_5MHz / 1 MHz			
	StartAcq	1 LVTTTL	O	
	ValEvtp	1 LVDS	O	
	ValEvtn			
	RazChnp	1 LVDS	O	
	RazChnn			
	StartReadOut	1 LVTTTL	O	
	EndReadOut	1 LVTTTL	I	
	TransmitOn	1 LVTTTL	I	
	Dout (out0)	1 LVTTTL	I	
	RamFull	1 OC	OC	
	TriggerExt	1 LVTTTL	O	
	TriggerOut	1 LVTTTL	I	

## ASU-DIF ASU connector

Baseline for ASUDAQ  
test system

Many I/O more added  
to current board to follow  
SKiROC developments

To be discussed

# Pending questions / Conclusion

- 5 power-on signals?
- 2 clocks ?
- signal integrity (termination, controlled impedance, ...) ?
- **Missing signal ?**
- **Mechanics ?**

ASUconnector :

ASU-DIF

	0	1
LVDS	4	0
TTL	12	6
OC	2	
A	1	1
PWR	2	

Is something missing ?



ASUDAQ  
First prototype

	0	1	spare O	spare I	total O	total I	SKIROC Q3'07 compat.	
							needed O	needed I
LVDS	4	0	3	2	7	2	1	0
TTL	12	6	30	41	42	47	27	40
OC	2		2		4		1	
A	1	1	0	0	1	1	1	2