

DEPFET Vertex Detector Simulation and Physics Performance

Ariane Frey

for the DEPFET Collaboration (<u>www.depfet.org</u>)





DEPFET Vertex Detector Simulation and Physics Performance

Ariane Frey

We need:

- Realistic description of geometry including support material
- Realistic simulation of the sensor response
- Validation of the simulation with data from beam tests
- Evaluation of the physics performance







ILC VXD Review, Fermilab, October 2007



Digitization is implemented taking into account

- Landau fluctuations of specific energy loss along track path
- charge transport and sharing between neighboring pixels; diffusion
- Lorentz shift in magnetic field
- electronic noise effects



Rese Pixel Delege

Comparison with data from DESY 2005 testbeam, 6 GeV electrons

- Thickness 450 μm, pixel size 36 x 22 μm
- no B field, noise set to 300 e⁻
- Track incident angles from 0 to 40 degrees





Comparison with data from DESY 2005 testbeam, 6 GeV electrons

- Thickness 450 μm, pixel size 36x22 μm
- no B field, noise set to 300 e⁻
- Track incident angles from 0 to 40 degrees







Comparison with data from DESY 2005 testbeam, 6 GeV electrons

- Thickness 450 μm, pixel size 36x22 μm
- no B field, noise set to 300 e⁻
- Track incident angles from 0 to 40 degrees











<u>Important</u>: validate the simulation of energy loss in thin sensors (50 μ m)



Data collected at normal incidence is used to find the conversion $E_{loss} \leftrightarrow ADC \text{ counts}$









<u>Important</u>: validate the simulation of energy loss in thin sensors (50 μ m)



G4 simulation can be probed @ scales \approx d/sin θ





VXD performance: Spatial point resolution



Perpendicular to the B field







- Stand-alone tracking
- Able to operate with beam background
- Impact parameter resolution

$$\sigma = \sqrt{a^2 + \left(\frac{b}{p\sin^{\frac{3}{2}}\theta}\right)^2}$$

Req: $a < 5 \mu m$ (point precision) $b < 10 \mu m$ (mult. scattering)

Developed pattern recognition and Vtx tracking code

Algorithm features:

- Starts with finding triplets in the outer layers
- Inward search for additional hits
- Good χ^2 of helix fit main criterion to accept track candidates
- Additional loose cuts against fake tracks composed of background hits

ILC VXD Review, Fermilab, October 2007



5





Studied 3 scenarios:

- no background \Rightarrow 400 hits in layer1
- Integration time of 25 μ s(50 μ s) in layer1(outer) $\Rightarrow \int 75(150)$ BX, 30k hits in layer1
- Integration time of 50 μ s(100 μ s) in layer1(outer) $\Rightarrow \int 150(300)$ BX







Scenario	Fakes per event	Track finding efficiency, %		
		$p_T > 0.1 \text{GeV}$	$p_T > 0.5 \text{GeV}$	
1	0.3	88	94	
2	4.2	84	91	
3	45	79	86	

 \Rightarrow Fast read-out is vital !

cosθ

In Summary: Achievements







- ✓ Prototype System with DEPFETs (450µm), CURO and Switcher
- ✓ test beam @ CERN:
 - ✓ S/N≈110 @ 450 μ m ←→ goal S/N ≈ 20-40 @ 50 μ m
 - ✓ sample-clear-sample 320 ns \leftarrow → goal 50 ns
 - ✓ s.p. res. 1.3 μ m @ 450 μ m \leftarrow → goal ≈ 4 μ m @ 50 μ m
- \checkmark Thinning technology established, thickness can be adjusted to the needs of the experiment (~20 μm ... ~100 $\mu m)$
- ✓ radiation tolerance tested with single pixel structures up to 1 Mrad and $\sim 10^{12} n_{eq}$ /cm²
- ✓ Simulations show that the present DEPFET concept can meet the challenging requirements at the ILC VXD.



In Summary: Prospects



- ✓ Production of 2nd iteration DEPFETs was finished summer 2007, expect higher internal amplification (g_n =0.4nA/e → almost 1 nA/e), better S/N
- ✓ New Switcher3 chips tested and functional
- \checkmark New r/o chips DCD designed for read-out of large matrices is under test

Power Consumption for the ILC VXD (baseline design) with these new chips layer 1: 8 ladders, 4096x512 pix./ladder $\rightarrow \sim 12$ W/ladder $\rightarrow \sim 100$ W/layer layer 2-5: 56 ladders, 10496x928 pix./ladder $\rightarrow \sim 21$ W/ladder $\rightarrow \sim 1200$ W/ 4 layers $\rightarrow 1300$ W \rightarrow **6.5 ... 13 W** with pulsed power operation 1/200 - 1/100 About 90% of the power is dissipated at the ladder ends (r/o chips DCD)

Based on the experience made with the prototype system, we are confident that the DEPFET in the **present baseline design** can meet the requirements at the ILC VXD. In this concept, with the read out at the end of the ladders, the biggest challenge is the required row rate and the capacitive load at the f/e inputs. There are several ideas how to increase the "head room" in this respect, one of those being the use of the emerging 3D technologies. This will be one of the future R&D directions.

....towards a thin demonstrator (in baseline design)



	2006	2007	2008	2009	2010
DEPFET incl. rad. tolerance		PXD5		PXD6	
Thinning					
Mechanics					
chips/system development	CURO2	DCD1 DC	D2 DC	D3	1 st layer
	CWITCHER 2	CW/ITCUED2	<u></u>		demonstrator
	SWITCHER2	SWITCHER3	Sw	LICHER4	
thin	SWITCHER2	SWITCHER3	SW	ITCHER4	\$
thin Me./El. Samples	SWITCHER2	SWITCHER3	SW	ITCHER4	
thin Me./El. Samples interconnections	SWITCHER2	SWITCHER3	SW	ITCHER4	
thin Me./El. Samples interconnections on & off module	SWITCHER2	SWITCHER3	SW	ITCHER4	
thin Me./El. Samples interconnections on & off module Engineering	SWITCHER2	SWITCHER3	SW		
thin Me./El. Samples interconnections on & off module Engineering module/barrels/	SWITCHER2	SWITCHER3	SW		

✓ ASIC production: UMC, AMS, IBM, TSMC.... use the best available process

✓ DEPFET prototyping and series production of the sensors at the MPI Halbleiterlabor

ILC VXD Review, Fermilab, October 2007

Ariane Frey, MPI für Physik









Inclusion of forward tracking helps in discarding fake tracks





Point Resolution in Z



At shallow angles cluster size gets extremely large and simple centre-of-gravity approach yeilds poor resolution due to inter-pixel charge fluctuations. Resolution is improved by means of η -algorithm (edge-technique)

In many cases at normal incidence only one row is fired : resolution is limited by pixel size

When track is inclined more than one row is fired -> resolution gets better



DEPFET Array - different ways for read-out



1. Row wise read-out

 select row with external gate, read current, clear DEPFET, read current again

<u>Advantage</u>

- Low power consumption!
- No advanced interconnection technologies needed

Disadvantage

limited frame rate



3. Combination of those two

- subdivide large arrays into smaller units
 - \rightarrow smaller cap. load
 - \rightarrow more relaxed row rate
- challenging interconnection (\rightarrow "3D"?)
- → find optimum for a specific application balancing the pros and cons

under consideration for the ILC VXD



2. Hybrid-pixel-like approach: one amp. per pixel

<u>Advantage</u>

fast! (~ns), frame rate comparable with hybrid pixels

<u>Disadvantage</u>

- challenging interconnection between sensor and r/o chip
- high power consumption

Foreseen for the focal plane at the XFEL

ILC VXD Review, Fermilab, October 2007



The MPI Semiconductor Laboratory (HalbLeiterLabor)



- Common Institution of the Max-Planck-Institutes for Physics and for Extraterrestrial Physics
- Founded in 1992, since 2000 at the Siemens Campus in Munich
- ~50 Scientists, Engineers, Technicians, Students







The MPI Semiconductor Laboratory (HalbLeiterLabor)



800 m² cleanroom up to class 1 with modern, custom made equipment for a full 6" silicon process line





simulation, layout & data analysis



test & qualification

mounting & bonding





ILC VXD Review, Fermilab, October 2007