



#### Detector Interface (DIF) Status

Mathias Reinecke











#### From M. Kelly et al.



### LDA Prototype Design

Commercial Spartan3 FPGA Board



<u>Add-on boards for:</u> -ODR-LDA interface (Ethn) -LDA-DIF interface (HDMI) -First prototypes expected soon (Manchester).

#### From M. Kelly et al.



# LDA - DIF protocol ideas

FEB



<u>Upstream example:</u>

-enables fast (8-bit) commands

-block transfer for large amounts of data (e.g. configuration data)

-acknowledge to LDA (link robustness)

From B. Hommels and M. Goodrick et al.



# DIF common blocks







A "DIF Task Force" has been established in order to exploit the synergies of the detector- and DAQ designs.

- Bart Hommels (Cambridge) for the DAQ
- Remy Cornat (Clermont) for the ECAL
- Julie Prast (Annecy) for the DHCAL
- Mathias Reinecke (DESY) for the AHCAL
- -Signal interface DIF Slab has been defined (ASIC prototypes).
- -VHDL programming in progress (DIF, test prototypes)
- -Website with common VHDL blocks in preparation (J. Prast et al.)
- -Current status and upcoming questions => report



# DIF - Slab Common Signal List



	Signal	Function	I/O for slab	Valid on	ECAL (SKIROC)	DHCAL (HARDROC)	AHCAL (SPIROC)
Power							
	Vdda	Analog supply +3.5V		-	power	power	power
	Vddd	Digital Supply +3.5 V		-	power	power	power
	GND	Common ground 0V (GND)		-	power	power	power
	HV	High Voltage (SiPM)+/-xxxV		-			power
		DAC/Analog +5.0V		-			power
	Vref	Reference voltage +x.xV		-			power
slow control							
	clk_sc	slow-control shift-reg. clock		rising	LVCMOS	LVCMOS	LVCMOS
	srin_sc	slow-control shift-reg. input		high	LVCMOS	LVCMOS	LVCMOS
	Stout co	slow control shift rog output		high	IV/CMOS		LVCMOS
	10						LVCMOS
	Lict fo	n ACTC'a nnota	tuno		onation		LVCMOS
readout		L VOIC 2 hLOID	iype	s op	erunor		
	s	•	••	•		OS	LVCMOS
	e					OS	LVCMOS
			•	,	<b>C</b> • 1	<b>6</b>	LVDS
	🛛 Additio	onal tunctionali	ties	le a	tailsat	te) s	LVDS
				(0.9		ector	open collector
	I for ney	ct version unde	or inv	iocti	ination	lector	open collector
			~	0.51	gunon.		open collector
	F					ector	
controls			-				
	start_acqt	start data acquisition		high	LVCMOS	LVCMOS	LVCMOS
	_start_conv_DAQb	start ADC conversion		low			LVCMOS
	no_trig/RazChn	Suppr. Int. trig. / rearm trig.		high	LVDS	LVDS	LVDS
	Val_Evt	event valid		high	LVDS	LVDS	LVDS
	trig_ext	external trigger		high	LVCMOS	LVCMOS	LVCMOS
	resetb_BID	reset event counter		low	LVCMOS	LVCMOS	LVCMOS
	resetb	global reset		low	LVCMOS	LVCMOS	LVCMOS
Power Controls							
	pwr_analog	analog power on		high	LVCMOS	LVCMOS	LVCMOS
	pwr_adc	ADC power on		high	LVCMOS		LVCMOS
	pwr_dac	DAC power on		high	LVCMOS	LVCMOS	LVCMOS
	pwr_ss	Slow shaper power on		high		LVCMOS	
	pwr_sca	SCA power on	I	high	LVCMOS		LVCMOS
	pwr_digital	digital power on	1	high	LVCMOS	LVCMOS	LVCMOS
Calibration							
	CTest	charge injection (pulse)	1	-	analogue	analogue	analogue



# Power Cycling (e.g. SPIROCs)



Sequential power cycling of digital part during readout,

controlled by readout token.

(in this example: SPIROC with 5 analogue stages :

individual channel trigger,

SIPM noise above threshold rate  $\approx$  300Hz).



FEB

# DIF - AHCAL specific part





CALICE meeting – DESY



Gain calibration, -monitoring and operational tests by controlling the:

- -Charge injection circuits (SPIROC's charge inj. inputs)
- -Light calibration (LED) system
- -External trigger (without or in combination with LCS)
- -Power cycling for electronics inside detector layer

Unit CALIB is fully controlled by the DIF (slave operation).





FEB

Power supply for the HBUs, monitoring of temperature and supply voltages

-Provide +3.5V, +5V and SiPM bias voltages (+GND) to the HBUs

- -Read temperature monitors from HBUs (inside gap)
- -Read voltage/current monitors of supply voltages (outside gap).
- -Power cycling for electronics inside detector layer

Unit POWER is fully controlled by the DIF (slave operation).







### **DIF - AHCAL Interconnection**

