I N 2 P 3



FEV5 PCB design + ECAL status

Orsay Micro Electronics Group Associated

Characteristics

- Designed for :
 - 6-inch wafers (4 wafers of 9*9cm)
 - − 0.5*0.5cm² pads \rightarrow 324 pads/wafer \rightarrow 1296 channels/PCB
 - Only 512 equipped with 8 Hardroc Chips
- New stitching :
 - No step, solder pins on top layer
 - Exact solder procedure to be defined (Patrick, Maurice, etc.)
- In fab : expected end of January

mega

FEV5 : first thoughts







Layout : general





PCB Design - London, 10th January

Pads tu Hardroc connection



I/O list



Conclusion

- Within 2 months : first ASU prototype available for collaboration
- Need a DIF to connect and test
 - No way to test without a DIF
 - First 8-hardroc chain
- Schedule ?

<u>()mega</u>



SKIROC STATUS

Linearity



Pedestal dispersion

The pedestal measurement is coherent with what we expect : -No pedestal pattern (random values according to statistical dispersion) -Statistical dispersion equivalent to what we get with that technology



mega

ADC meas



ADC meas

