



Status Report on ADC developments @ LPC Clermont-Ferrand


Laurent ROYER, Samuel MANEN

IN2P3

INSTITUT NATIONAL DE PHYSIQUE NUCLÉAIRE
ET DE PHYSIQUE DES PARTICULES




A 12-bit 3.5V **Wilkinson** ADC






12-bit **Wilkinson** ADC in SKIROC



Layout of the ADC

■ Characteristics:

- Techno: **BiCMOS SiGe 0.35 μ m**
- Power consumption: **3 mW @ 3.5V**
- Power pulsing
- Conversion time : **80 μ s @50MHz**
- Differential architecture
- Open loop ramp generator
- Die area: **0.12 mm²**




One channel SKIROC diagram



SKIROC measurements @ LPC

Status:


- One test board given by LAL @ LPC to test ADCs
- LabView Control program developed by LAL used to configure SKIROC through USB interface
- Several bugs found in the digital part (in FPGA)
 - Fixed by LAL
- ADC functionality checked with scope





SKIROC measurements @ LPC

- To measure ADC performance, the automatic transfer of the ADC digital data from FPGA to PC via USB is required
 - under devpt @ LAL
- We have adapted the setup of the test bench @ LPC to measure linearity of the analog channel (preamp + shaper) and to compare results with those obtained @ LAL




Setup to test the (preampli + shaper) linearity



Linearity measurements @ LAL

SKIROC linearity results




Not expected saturation observed @ 1200 MIPs



Linearity measurements @ LPC

SKIROC linearity results


Shaper: Gain 1






Linearity measurements @ LPC

Residuals



Same saturation observed @ LAL & LPC:
>>> not induced by the test bench


A 12-bit 3.5V **Cyclic** ADC





12 bits – 3.5V **cyclic** ADC

- **Objective :**
 - Design a 12-bit cyclic ADC with 3.5V power sup. based on the buildings blocks of the pipeline ADC but with a lower power supply (5V → 3.5V)
 - Gain 2 accuracy required for a 12-bit ADC is multiplied by 4 compare to a 10-bit ADC
 - 10 bits ADC accuracy is 1/1000
 - 12 bits ADC accuracy is 1/4000
- **Two chips designed to characterize two main elements of 12-bit cyclic ADC**
 - Comparator (July 06)
 - Gain-2 amplifier (July 07)







Comparator measurements

- **Characteristics:**
 - Technology: CMOS 0.35 μ m
 - Power supply: 3V
 - Clock frequency: 10 MHz
 - Differential architecture
 - Consumption: 68 μ A
 - 7 chips tested

Sensitivity measurements



Offset measurements




Max. Sensitivity: 3 mV @ $\pm 3\sigma$ including setup noise
Max. Offset: 10 mV
→ Requirement: $< \pm 125$ mV



Gain-2 amplifier: preliminary results

Characteristics & performance:


- Technology: CMOS 0.35 μ m
- Power supply: 3.5V
- Differential architecture
- Consumption: 2.8 mW
- Gain : 16 k
- Gain Band product: 50 MHz
- Linear, Stable
- Matching of capacitors optimized (precision of gain 2)





Simulation of the 12-bit cyclic ADC

- **An original architecture:**
 - One gain-2 amplifier and two comparators required
 - Only 6 periods of clock needed to achieve a conversion
- **Simulated performance:**
 - Integral Non-Linearity nearly within ± 1 LSB
 - Conversion time (clock freq. of 1MHz) : 6 μ s
 - Power consumption: 3.2 mW





Summary

	# bits	Precision	Integ. consum. per channel	Die area	Status
Pipeline	10	10 bits	0.22 μ W (1%) 1 ADC/n channels	1.4mm ²	Tested & publicated
Wilkinson	12	12 bits @ low energy 10 bits @ high energy	6 μ W (13%) 1 ADC/channel	0.12mm ²	in SKIROC Test in progress
Cyclic	12	12 bits	\approx 0.5 μ W (2%) 1 ADC/channel	\approx 0.15 mm ²	in develop ^t Building blocks validated

- Our **Wilkinson** ADC is a candidate for the EUDET VFE chip... **IF** its performance is confirmed by measurements
- Our **cyclic** ADC, which is an evolution of the **pipeline** ADC, should be a good candidate to the final chip (accurated, low power, compact...)
→ Fabrication and test of prototypes foreseen in 2008