## Status of the KPiX Readout ASIC

*Tim Nelson -* **SLAC** David Strom - **U. OREGON** 

SiD Workshop

RAL - April, 14 2008



## My, How You've Grown!

- Annecy ECal Mechanics
- *UT Arlington -* GEM detectors (HCal)
- BNL Electronics
- & UC Davis Bump bonding, Cabling
- Oregon Testing, ECal Detectors, Mechanics, Simulation
- SLAC Electronics, Testing, Tracking Detectors, Mechanics, Simulation
- *UW Madison* RPC detectors (Muon)

# The Hows and Whys of ILC Readout Electronics



- Pulsed operation of front end results in ~100X reduction in dissipated power
  - A Minimizes services: <u>cooling</u>, cable plant
  - Many ILC detector ideas don't work without pulsed power
    - dense Si-W calorimetry
    - Iow-mass tracking
  - This is a common element of readout efforts for the ILC and critical to feasibility of finely segmented Si-W calorimetry and low-mass silicon tracking

## What is Special About KPiX?



### KPiX stores readout in 4 analog buffers

- A hit time-stamped to a single bunch crossing, reducing background susceptibility
- digitization and readout occurs between bunch trains, minimizing potential for pickup of digital activity on analog front end
- Allows chip to be more closely coupled to detector electrodes
- Together with an enormous repertoire of built-in capabilities and flexibility of configuration, KPiX may be bump-bonded directly to sensors

## KPiX Impact

### 🔒 SiD ECal

minimizes gap, and therefore the effective Moliere radius critical for particle flow in jets

### SiD Tracker

minimizes hybrid and cable material critical for minimizing showering inside of ECal, momentum resolution



## KPiX Basics

- ♣ 0.25µm TSMC
- ♣ 32×32 array = 1024 channels
- & working with 2×32 prototypes, KPiX64

### First versions targeted only at ECal

- automatic range switching for large charge depositions in ECal
- bias current servo for DC coupled sensors
- 🔒 built-in calibration

### Other applications demand additions

- Nearest neighbor logic, high-gain feedback capacitor for tracker
- External trigger for test beam
- Polarity selection (GEM readout)

### All these features tested and working

### a single cell of KPiX



### KPiX64



## Improvements in KPiX5, KPiX6

### **ADC Gain Consistency**





## Improvements in KPiX5, KPiX6

### **Trigger Threshold Consistency**





## Improvements in KPiX5, KPiX6

### **Noise in Trigger Branch**



## Remaining Issue

Noise from ADC is still too high

- Performance in trigger branch exonerates charge amplifier
- Tests with different front-end gains exonerate ADC
- Not many possibilities remain: suspect it may be an effect of the periodic reset
- Bit errors seen in upper 32 channels are understood



# KPiX 7

Most significant change is addition of continuous reset, selectable under register control

Never ask the chip designer what the interesting changes are: "All of them, of course!"

Document #	Date Effective
	February 11, 2008
repared by	
Dietrich Freytag	

Changes KPiX 7

### 1. Shield between Memory Busse

A shield trace, connected to DVDD, was inserted for the full length be read-out busses in the digital memory. In the standard read-out method flowtime after new-charne and is vulnerable to be pulled into the high stat

### preement of Power Buss

wer busses seem to be essential to achiev vertical power busses were reinforced by tions by factors of five, apparently wi

tring in the block deriving the two-phase clock for the calibration shift register from the tion strobe has been compressed by moving components and improving the wiring. This room for wider power buses in the digital section. It also prepares for the use of this to generate a two phase clock for the timing shift register from the early bunch clock (see

Three MOS capacitors have been replaced with their FET equivalent

### 4. Changes to Shaper.

per in KPiX\_6 has a shut-off switch, activated by the trigger, to avoi gnals. This seems to work fine. There is also an option to discom-outrol. It appears that, due to pick-up from the trigger signal, there are t off. This turns out to be beneficial for KPiX\_6, because it extends

ent. The buffer for the charge amplifier runs at 120 uA, has an output impedat and produces an offset of -68 V. The buffer for the shaper runs at 40 uA, has at ance of 3.3 kOhm and produces an offset of -45 V (all according to simulation), down the buffers draw no curronst

### 12. Filter Capacitor for BVDD.

en the ("dirty") net BVDD was split off from AVDD, the 10 pF filter capacitor remained on DD and BVDD was left without filtering. Since pulsed currents are drawn from BVDD, local ring should be advantageous for noise suppression. A 7 pF filter capacitor was added to DD in each cell, for a total of 7 af for the full sized chip.

### 13. Bus Routing for BVDD.

for BVDD and BGND of

h it and a metal guard ring, c een disabled in KPiX\_6, were

### Latch for External and Forced Triggers.

and forced trigger signals will start the data ac e caught by the next bunch clock signal. In order he trigger signal must cover the time interval to

### ed Wiring Timing Generator

lock "t-logic" was compressed and relocated within the digital area to make nalog power basses providing conductivity in the horizontal direction.

### ded Time Window for Range Switch

the time window for switching to the lo

### Modified Write into Analog Memory.

### 0. Enable DC Reset

### for Charge Amplifier and Shaper Probe Signal

ed for the probed charge amplifier and shaper signa NMOS followers with a 10 kOhm source-load, Th but there is a DC offset and a finite output impeda

# Bump Bonding

### Bump-bonding is a critical process for our designs

- At these pitches, gold-stud bumping becomes feasible, especially attractive for small-run R&D
- First attempts by Palomar Technologies on KPiX-5 and ECal prototype sensors somewhat successful
- Only 96% yield on first two test chips
- Corrosion problem between epoxy used for making final bond and AI pads: at worst we will have to add Ti-W as one would for indium bumping

Encouraging progress for an unfamiliar technique: anticipate using this process for prototype modules



## Prototype Tracking Sensors

- Received prototype sensors from HPK on March 30.
  - 20 full-sized tracking sensors for module prototypes
  - 40 smaller sensors designed for testing RF pickup issues from bump-bonded KPiX
- Quality is excellent: bad channel rate <1/10000 (!!)</p>
- Will be testing at UNM/UCSC/SLAC/FNAL in the coming weeks.



-

## GEM Readout UT Arlington (Andy White, Jae Yu)

KPiX bonded to large PC board with readout pads

- Board routes signals from readout pads to KPiX chip
- Successful bench testing using simple setup at SLAC



## GEM Signals





-

## Test-beam in End Station A

- Performed first test-beam with CDF Layer00 sensors in ESA last fall
- No significant operational issues beyond know problems with KPiX4





## Test-beam in End Station A

- Planning a more comprehensive run in late July
  - 🔒 6 tracker planes
  - ECal prototypes
  - Bump-bonded KPiX
  - At least one type of GEM module
- Some uncertainty: caught in the wheels of ESA shutting down..



## Conclusions and Plans

- Nearly all of the outstanding issues with KPiX have been resolved
- In addition to improved performance, each successive generation has offered new capabilities enabling its use in more detector subsystems
- We are considering modifications required for warm-machine operation
- An interface board is underway to allow KPiX to integrate RPC signals
- KPiX7 should be the last "small format" version of the chip
- Although far from producing any physics, July test-beam in ESA will allow us to operate a significant "vertical slice" of the SiD detector

The horizons for KPiX are so broad now that we could always use more help!