



# *Development of readout electronics for ILC Forward Calorimeter*



Marek Idzik, AGH-UST Kraków  
on behalf of the FCAL collaboration


# *Outline*

- ❑ LumiCal readout architecture & design
- ❑ Measurements of Front-end prototypes
- ❑ Measurements of ADC prototypes
- ❑ Summary & plans



# LumiCal readout architecture

- Front-end (~32 channels) and ADC (? channels) ASIC
- First prototypes in AMS 0.35  $\mu\text{m}$
- Design in progress (S/H, DAC, Bias)



# Challenges of LumiCal front-end


Large  $C_{det}$  range 10-100 pF

Calibration mode S/N~10 for MIP

Charge sensitive amplifier

$Q_{max} \sim 10$  pC

$C_f \sim 10$  pF





Calibration & Physics mode

Variable gain

$\Delta t \approx 300$  ns, high occupancy


PZC + Shaper  $T_{peak} \sim 60$  ns

# Front-end architecture




- Preamp. feedback: passive  $R_f$  or MOS
- Preamp:  $I_{pre} \sim 2.5\text{mA}$ , PMOS input,  $C_f \sim 10\text{pF}$  (physics),  $C_f \sim 0.5\text{pF}$  (calibration)
- Shaper: 1<sup>st</sup> order,  $T_{peak} \sim 60\text{ns}$

## Alternative configuration Gated-Reset



# ADC architecture





- ❑ Pipeline architecture
- ❑ 1.5 bit per stage
- ❑ Fully differential

- 10 bits resolution
- Input dynamic range 2V
- Maximum sampling frequency 35 MHz
- Low power consumption




AGH

# 1.5 bit stage architecture



Differential amplifier with boosted gain



Dynamic latch comparators





# First prototypes

12 channels front-end ASIC

8 stages of pipeline ADC

submitted in June 2007




8 chan. - continuous shaping

4 passive Rf feedback

4 triode MOS feedback


4 chan. - Gated-Reset



No reference voltages.

No digital correction.

No ...








AGH

# Front-end measurements

- ❑ 40 ASICs received
- ❑ PCB designed & produced
- ❑ Test Setup established
- ❑ Tests with generator and external capacitance. Tests with sensors just started at DESY
  - Pulse shape
  - Gain
  - Noise
  - Pulse rate
  - Crosstalk, Power consumption






AGH


# Pulse shape

Physics mode




*Very good charge sensitivity in physics mode (same for MOS and passive  $R_f$  feedback)*

Calibration mode




*Slight sensor capacitance dependence in calibration mode (gain for MOS and  $R_f$  feedback different by design)*

# Gain



**Constant gain in physics mode**





**Slight gain decrease with growing sensor capacitance in calibration mode**



AGH


# Noise




- Measurements done with external capacitance. Need to be confirmed with sensor and particles
- In calibration mode noise below 0.4 fC - good MIP sensitivity (SNR > 10)
- Noise for MOS feedback similar to  $R_f$  Feedback
- Results with true RMS meter consistent with spectrum analyser

# Pulse rate

Pile-up for physics mode



Pile-up for calibration mode



**Front-end works well up to ~3 MHz continuous input rate. In calibration mode slight dependence on sensor capacitance – as expected from simulations**



# Crosstalk, Power

*Crosstalk measurements done with PIN photodiode and impinging laser light*

<b>Feedback:</b>	<b>Crosstalk</b>	
	<b>MOS</b>	<b><math>R_f</math></b>
<b>Calibration</b>	<b>0.08 %</b>	<b>0.25 %</b>
<b>Physics</b>	<b>0.95 %</b>	<b>1.5 %</b>

*$R_f$  area larger than MOS*


*Feedback capacitance area in physics mode larger than in calibration*

*Work on Layout needed*

*Power consumption about  $8.9 \text{ mW/channel}$  consistent with simulations.*




# Gated-Reset prototype




- ❑ Gated-Reset charge amplifier fully functional
- ❑ Measurements in progress...

# ADC measurements


- ❑ 40 ASICs received
- ❑ PCB designed & produced
- ❑ FPGA based setup allowing full ADC characterization



- ❑ Static measurements
  - INL, DNL, ENOB
- ❑ Dynamic FFT measurements
  - SNHR, THD, SFDR, SINAD, ENOB




# Static ADC tests




- ❑ Maximum Integral Nonlinearity found  $\pm 2.5\text{LSB}$ , could be improved
- ❑ Differential Nonlinearity generally OK, but few missing codes found (DNL=-1) need to be corrected

# Dynamic FFT ADC tests

Example of  
FFT spectra



Results



- Stable functionality up to 35 MHz in agreement with simulations
- Harmonic distortions (THD) limit the resolution, to be improved

# *Measurements status*

- ❑ First prototypes of front-end channels and pipeline ADC stages designed, produced and found fully functional
- ❑ Front-end parameters measurements completed, in good agreement with simulations. Measurements with sensors and fanout still needed.
- ❑ Final front-end architecture not yet decided (continuous, gated...?)
- ❑ Setup for ADC measurements established
- ❑ Pipeline ADC stages measurements completed. Small nonlinearity errors found, their sources identified



# *Summary & milestones*

- ❑ First front-end and ADC prototypes successfully tested
- ❑ Few months of delay according to initial schedule (partially because the sensors has not been produced yet)
- ❑ Improved ADC version being prepared for submission - design finished, layout in progress
- ❑ Track&Hold - design completed, layout started
- ❑ DACs - design almost completed
- ❑ Bandgap references - design almost completed
- ❑ Next submission – september 2008