Report from the Data Acquisition Session



ΠĹ

G. Eckerlin

ILC-ECFA Workshop, Warsaw, June 11th 2008

Current DAQ R&D

Summary





ECFA Study

Physics and Detectors for a Linear Collider



Agenda



5. DAQ Calo/Tracking/VTX - room B (10:50-12:40)

joint detector session on DAQ

:lr

İİL

- Conveners: Caccia, Massimo; Winter, Marc; Timmermans, Jan; Vos, Marcel; Eckerlin, Gunter; Le Du, Patrick

time	title	presenter
10:50	Silicon tracking DAQ	SAVOY-NAVARRO, Aurore
11:10	TPC read-out	JANSSEN, Xavier
11:30	The front end ASIC for CALICE	SEFKOW, Felix
11:50	On- and near-detector DAQ work for the EUDET calorimeters	BARTSCH, Valeria
12:10	Off-detector DAQ work for the EUDET calorimeters	WU, Tao

Silicon tracking DAQ (A.Savoy-Navarro)

Physics and Detectors for a Linear Collider

Si Tracking DAQ architecture into 3 floors



3 stage DAQ approach for silicon strip trackers

:







2nd generation ASICs for Calo R/O (F. Sefkow)







ECFA Workshop, Warsaw, June 2008

Off Detector DAQ & Software (Tao Wu)



Summary: Off-detector & Software development of DAQ System

- Off-detector Receiver has been built for receiving, event building & data storage; performance has been tested;
- Clock & Control instead of triggers, the board will be built soon;
- DOOCS framework is reusable & suitable for our DAQ system.
- How to apply DOOCS for the CALICE technical prototype is well understood
- The basic design for the CALICE application is ready
- Interface to the hardware is the starting point of the implementation of the CALICE project within DOOCS
- DAQ software is in designing phase...

Summary



Newly developed readout systems get closer to reality ILC like architectures and real front end designs approaching encouraging to see R&D groups using common interfaces & standards good examples : EUDET (FP6), continue with DEVDET (FP7) ?

Still to be done

address further common issues (calibration, commissioning, detector ctrl) need to think about online data formats (offline software expects LCIO) need to learn how to profit best from new technologies (like ATCA/ μ TCA/AMC)



Thank you !



Backups





Front End R&D for SiLC (A.Savoy-Navarro)



Floor 1: FE chip on elementary module



Full readout chain integration in a single chip, 512 or 1024 ch in 90nmCMOS

- Preamp-shaper

- Sparsification Trigger decision on analogue sums (3 or 5 adjacent channels)
- Sampling 8-deep sampling analogue pipe-line
- Analogue event buffering: Occupancy: 8-16 deep event buffer
- On-chip digitization 12-bit ADC (highly multpiplexed)
- Buffering and pre-processing: Centroids, χ^2 fits, lossless compression & error codes
- Calibration and calibration management
- -Power switching (ILC duty cycle)
- --Digital control: operation fully programmable (all settings of chip operations), fault tolerance, robustness, reliability, flexibility.

6/11/2008

SI Tracking DAQ, ILC Workshop, Warsaw June 11, 2008 (A. Savoy-Navarro)

6

Front End R&D for SiLC (A.Savoy-Navarro)

Physics and Detectors for a Linear Collider

Floor 3: Si TRK DAQ in the C.R., integration phase





REAL TIME PROCESSING at floor3:

organize the processors for instance regrouping F2 elements belonging to a same azimuthal sector and perform tracking, a la CDF or FTK=FastTrack Finding (LHC). SLOW CONTROL: synchronisation (Clock), power supplies, calibration signal, operation Parameters settings

COMBINE information from SiTracking wih other SUBDTECTORS

6/11/2008

;],

Si Tracking DAQ, ILC Workshop, Warsaw June 11, 2008 (A. Savoy-Navarro)

14

2nd generation ASICs for Calo R/O (F. Sefkow)

- Add auto-trigger, analog storage, digitization and token-ring readout !!!
- Include power pulsing : <1 % duty cycle
- Address integration issues asap
- Optimize commonalities within CALICE (readout, DAQ...)



ECFA Study

Physics and Detectors for a Linear Collider

Front End R&D Examples



Architecture of CMOS readout chip of Silicon Strips (A. Savoy-Navarro for SiLC in the tracking session)

ΙL



New ASIC readout chip for analog HCAL tests (F. Sefkow for CALICE in the Calorimeter session)



Many designs now fully integrate shaping, digitizing, hit detection, processing and digital buffering. Getting closer to a real design for the ILC operation. Output mostly digital via serial links (LVDS)

EUDET AHCAL Prototype (V. Bartsch)



- 3 different detector types: ECAL, AHCAL, DHCAL
- study of full scale technological solutions

ILC Calorimeter DAQ (Valeria Barsch)

- ILC Calorimetry will use particle flow algorithms to improve energy resolution
 - => 1cmx1cm segmentation results in 100M channels with little room for electronics or cooling
- Bunch structure interesting:
 - –~200ms gaps between bunchtrains
 - -Trains 1ms long, 300ns bunch spacing
- Triggerless
- => ~250 GB of raw data per bunch train need to be handled

ECFA Workshop, Warsaw, June 2008



ECFA Study