

# Omega

## Second generation ASICs for CALICE/EUDET calorimeters



C. de LA TAILLE


on behalf of the CALICE collaboration




*Orsay MicroElectronic Group Associated*

- Requirements for electronics
  - Large dynamic range (15 bits)
  - Auto-trigger on ½ MIP
  - On chip zero suppress
  - Front-end embedded in detector
  - **Ultra-low power : (25µW/ch)**
  - 10<sup>8</sup> channels
  - Compactness
- « Tracker electronics calorimetric performance »
- No chip = no detector !!!


Ultra-low  
POWER  
is the  
KEY issue



ILC : 25µW/ch




FLC\_PHY3 18ch 10\*10mm 5mW/ch



ATLAS LAr FEB 128ch 400\*500mm 1 W/ch


- Readout of physics prototypes (ECAL, AHCAL, DHCAL)
  - Front-end ASICs outside the detector
  - Multiplexed analog output : digitization and readout in DAQ crate
  - FLC\_PHY3 for SiW ECAL, FLC\_SiPM for AHCAL (BiCMOS 0.8 $\mu$ m [LAL-Orsay] ) and DCAL for DHCAL (CMOS 0.25  $\mu$ m [FNAL] )
  - Chips described at CALOR2004 and CALOR2006
  - [see also CALOR08 talks by JC Brient, R. Cornat, J. Repond, F. Sefkow, F. Salvatore & E. Garutti]



**SiW physics prototype**  
12 ASICs FLC\_PHY3  
18 channels 12 bits 5mW

# CALICE Testbeam at DESY, CERN & FNAL

*Omega*



CALOR08 Pavia 25 may

cdl : 2n


**CALICE**  
Calorimeter for ILC

## Second generation ASICs


*Omega*

- Add auto-trigger, analog storage, digitization and token-ring readout !!!
- Include power pulsing :  $<1$  % duty cycle
- Address integration issues asap
- Optimize commonalities within CALICE (readout, DAQ...) [see talk by V. Bartsch]


FLC\_PHY3  
(2003)




HardROC  
(2006)



SKiROC






SPIROC





# Technological prototypes : "EUDET module" *mega*

- Front-end ASICs embedded in detector *HCAL*
  - Very high level of integration
  - Ultra-low power with **pulsed mode**
  - Target « analog friendly » SiGe technology
- All communications via edge
  - 4,000 ch/slab, minimal room, access, power
  - small data volume (~ few 100 kbyte/s/slab)
- **EUDET funding for fab in 2009**
- [AHCAL : see talk by F. Sefkow]
- [DHCAL : see talk by I. Laktineh]







## EUDET module FEE : main issues



- “stictchable” motherboards
  - Minimize connections between boards
- No external components
  - Reduce PCB thickness to  $<800\mu\text{m}$
  - Internal supplies decoupling
- Mixed signal issues
  - Digital activity with sensistive analog front-end
- Pulsed power issues
  - Electronics stability
  - Thermal effects
  - To be tested in beam a.s.a.p
  - .
- Low cost and industrialization are the major goal



*“EUDET ECAL module*







*Slab exploded view*

# ECAL detector slab

*Omega*


- Chips bonded on ASU (Active Sensor Units)
- Study connection between ASUs









# The front-end ASICs : the ROC chips




**SPIROC**  
Analog HCAL  
(SiPM)  
36 ch. 32mm<sup>2</sup>  
June 07



**HARDROC**  
Digital HCAL  
(RPC,  $\mu$ egas or GEMs)  
64 ch. 16mm<sup>2</sup>  
Sept 06





**SKIROC**  
ECAL  
(Si PIN diode)  
36 ch. 20mm<sup>2</sup>  
Nov 06



## DHCAL chip : HaRDROC


- Hadronic Rpc Detector Read Out Chip (Sept 06)
  - 64 inputs, preamp + shaper + 2 discris + memory + Full power pulsing
  - Compatible with 1st and 2nd generation DAQ : token ring readout of up to 100 chips
  - 1<sup>st</sup> test of 2<sup>nd</sup> generation DAQ and detector integration
- Collaboration with IPNL/LLR/Madrid/Protvino/
  - 1m<sup>3</sup> scalable detector
  - [see talk by I. Laktineh]
  - Production of 5000 chips in 2009



# HaRDROC architecture




- Variable gain (6bits) current preamps (50ohm input)
- One multiplexed analog output (12bit)
- **Auto-trigger on 1/2 MIP**
- Store all channels and BCID for every hit. Depth = 128 bits
- Data format :  $128(\text{depth}) * [2\text{bit} * 64\text{ch} + 24\text{bit}(\text{BCID}) + 8\text{bit}(\text{Header})] = 20\text{kbits}$
- Power dissipation : 1.5 mW/ch (unpulsed) - > 15μW with 1% cycle
- Large flexibility via >500 slow control settings




# S-curves of 64 channels

- 10 bit DAC for threshold,
- Noise  $\sim$  1 UDAC (2mV)
- Pedestal dispersion : 0.4 UDAC rms
- Gain dispersion 3% rms
- Crosstalk :  $<$  2%



50% trigger versus channel number







## Power pulsing : « Awake » time


*Omega*

- PWR ON: ILC like (1ms,199ms)
- All decoupling capacitors removed : difficult compromise between noise filtering and fast awake time
- Awake time :
  - Anaog part = 2  $\mu$ s
  - DAC part = 25  $\mu$ s
- 0.5 % duty cycle achieved, now to be tested at system level






- Silicon Kalorimeter Integrated Read Out Chip (Nov 06)
  - 36 channels with 15 bits Preamp + bi-gain shaper + autotrigger + analog memory + Wilkinson ADC
  - Digital part outside in a FPGA for lack of time and increased flexibility
  - Technology SiGe 0.35 $\mu$ m AMS. Chip received may 07




1 MIP in SKIROC




# 12 bit Wilkinson ADC performance




*Pedestal value vs Channel number*




*Noise in low gain shaper*



*Noise vs Channel number*




*Noise in high gain shaper*






# AHCAL chip : SPIROC

- Silicon Photomultiplier Integrated Read Out Chip
  - A-HCAL read out
  - Silicon PM detector  $G=10^5-10^6$
  - 36 channels
  - Charge measurement (15bits)
  - Time measurement ( $< 1\text{ns}$ )
  - many SKIROC, HARDROC, and MAROC features re-used
  - Submitted in June 07 in SiGe 0.35  $\mu\text{m}$  AMS
- Collaboration with DESY
  - Production in 2009 for Eudet module
  - [see talk by F. Sefkow]



*SPIROC*




*FLC\_SiPM*

## SPIROC main features




- Internal input 8-bit DAC (0-5V) for SiPM gain adjustment
- Energy measurement :
  - 2 gains / 12 bit ADC 1 pe  $\rightarrow$  2000 pe
  - Variable shaping time from 50ns to 100ns
  - pe/noise ratio : 11
- Auto-trigger on  $\frac{1}{2}$  pe
  - pe/noise ratio on trigger channel : 24
  - Fast shaper :  $\sim$ 15ns
  - Auto-Trigger on  $\frac{1}{2}$  pe
- Time measurement : 12 bit TDC step  $\sim$ 100 ps
- Analog memory for time and charge measurement : depth = 16
- Low consumption :  $\sim$ 25 $\mu$ W per channel (in power pulsing mode)
- Calibration injection capacitance
- Embedded bandgap for voltage references
- Embedded DAC for trigger threshold
- Compatible with physic prototype DAQ
  - Serial analogue output
  - External "force trigger"
- 12-bit Bunch Crossing ID
- SRAM with data formatting 2 x 2kbytes = 4kbytes
- Output & control with daisy-chain

# SPIROC : one channel




*omega*




- Good analog performance
  - Single photo-electron/noise = 8
  - Auto-trigger with good uniformity
  - Complex chip : many more measurements needed

es an iteration

SiPM 753 SPIROC HG 100fF 50ns external hold



S-curves



- A very critical issue !!! As usual, noone's looking...
- Power supplies won't be dimensionned for continuous operation, but for 1/100 of the load. Total power : ~2kW, peak value ~200kW !!
- Need local storage (capacitors, even a battery!) on power board and regulators to accomodate large voltage swing
- Simple calculation (ECAL)
  - Slab = 24 000 channels
  - 1 mA/channel unpulsed => 24 A/slab peak, 240mA average
  - With a 24 000 $\mu$ F capacitor dV/dt = 1V/ms => acceptable

- Good progress on 2<sup>nd</sup> generation ASICs
  - Power pulsing
  - Token-ring readout
  - Integration inside detector
  - Low noise/Large dynamic range
- Production foreseen beg 2009 for technological prototypes
  - Still many integration issues to be studied
  - Crucial for detector feasibility
- 3rd generation chips still to come
  - Alternative ADC designs
  - All channels treated independantly






## Multi Project Run vs Dedicated Run

*Omega*

- **MPW: 1k€/mm<sup>2</sup> => Hardroc= 25 k€**
  - 25 dies delivered in September 08, to be packaged
  - About 300 dies available (no guaranty): 100 euros/die + packaging
  - Price : **25 k€ + 100 € \* nb\_chips**



- **Engineering run:**
  - Wafer 8" Available area=23 000 mm<sup>2</sup>
  - 1 reticle=20x20 mm<sup>2</sup>=400 mm<sup>2</sup>
  - => 65 reticles/wafer
  - 16 chips (25 mm<sup>2</sup>) / reticle => 1000 Hardroc/wafer
  - Cost : **150 k€ (masks) + 5k€/wafer**
  - Price : **150 k€ + 5 € \* nb\_chips**
  - **valuable for more than 1250 chips**

- Full daisy-chain readout
  - Internal or external Trigger
  - OR36 output
  - Discriminator Validation fast input
  - 4kbyte RAM
  - « Open collector » output signals
  - LVDS clocks
  - Start conversion
  - Start/end readout

