

Digital Interface inside ASICs & Improvements for ROC Chips



Frédéric DULUCO

Orsay Micro Electronic Group Associated







DHCAL : Data Readout

• During readout, remove "bad frame" (address pointer error when chip is not full)



 Capacity of 127 trigger instead of 128 → change digital memory limits

<u> Mega</u>

SPIROC → All ROC Chips : StartAcquisition Omega

Change for SPIROC like → "StartAcquisition" active on level.



- RamFull → ChipSat (uniformity between ROC chips)
- Allow to remove "RamFullExt" signal (DHCAL) and to let DAQ stop acquisition



Slow Control: bypass







Power On digital: Timing aspect 2/2

 PowerON start/stop clocks and LVDS receiver bias current to meet power budget.



- 2 working modes :
 - Acquisition, Conversion \rightarrow common to all managed by DAQ
 - Readout → daisy chained managed by StartReadOut and EndReadOut

<u>()mega</u>





- Some security added:
 - StartReadOut managed asynchronously → low pass filter added
 - Possibility to use StartReadOut instead of the one generated by POD (like first prototype of ROC chips)
 - PowerOnDigital at '1' can force the clock

CONCLUSION

- Next run for SPIROC2 and HARDROC2 is 9 June 2008
- Many improvements already inserted for the run:
 - Shift registers improvements (multiplex, default, extra FF)
 - Bypass signals
 - Extra buffers
 - Bug correction for DHCAL
- 1 Major improvement for digital is POD module (in progress):
 - Start / Stop clocks
 - Start / Stop LVDS receivers
- POD should be implemented carefully but it is needed
 - Only way to meet power budget
 - Bypass signals have been added
 - 1 signal can overtake all the others

mega



Power On digital (very preliminary): 1/3

 PowerON must start/stop clocks and LVDS receiver to meet power budget.



- 2 working modes :
 - Acquisition, Conversion (common to all) → managed by DAQ
 - Readout → managed internally
- Internal PowerON → OR of "PowerOnDAQ" and "PowerOnChip"

()mega

Power On digital from DAQ : 2/3 mega PowerON set during a reset phase before each acquisition Resetb Completely managed by DAQ PowerOn Reset pulse > LVDS start time DAQ CtrlAcqt PowerON release at the end of conversion PowerOn DAQ Synchronized internally to properly PowerOn stop clocks Fast Clock – Effective PowerOn release → after PowerOn max 2 ticks of Slow Clock Slow Clock PowerON DAQ is asynchronously set and synchronously release (internally in each chips)

Power On digital for Readout : 3/3

• PowerON of Chip N set by chip "N-1"



- Internally managed by ASIC
- StartReadOut pulse > LVDS start time

()mega

- Synchronous clocks start
- Internal StartReadOut starts state machine
- PowerON release at the end of Readout of chip N



- Synchronized internally to properly stop clocks
- Effective PowerOn release → after max 2 ticks of Slow Clock
- PowerON stops LVDS and clock at the same time synchronously
- PowerON split into 2x"StartLVDS" and 2 x"StartClock"