


Clock and Control Status


Matt Warren, on behalf of Martin Postranecky



- C&C fans-out machine clock and fast signals to 8x LDA (or DIF or ODR)
- Uses same HDMI cables and pinout as LDA-DIF.
 - Plus more.
- Multiple types of signal input
- Provision for async scintillator type signals (*Fast Trig*)
- Also capable of aggregating and generating Busy feedback
- Possible links to a controller and Run-Control

Planned to keep it as simple as possible:

- Hardware fan-out and fan-in
- Standalone** (external control optional)
 - Configured by jumpers
 - Local clock oscillator
- Good signal** integrity/safety
 - Clocks on dedicated lines, with PLL
 - Auto failover to local clock
 - Fast trigger on dedicated lines
- Flexible**
 - Multiple types of signal inputs and outputs for versatility
 - Jumper configurable signal loops for off-board signal control via header if needed



Simple! Not really. AND we could easily add

As the design matures many 'little' extras add up to a lot.

The design now comprises:

- CPLD (XCR3128XL-7) replacing many jumpers and switch logic
- RS232 interface as a means of control
- Many more buffers, 0 Ω resistors and solder links for better signal integrity, isolation and configuration

Signal Inputs:

- Clocks
 - 1x LVDS (SMA), 1x LVTTTL (Lemo), 1x NIM (Lemo)
- Fast Trigger
 - LVDS (SMA)
- Controls (e.g. normal trigger)
 - 4x LVDS (SMA)
 - 4x NIM (Lemo)
- Busy
 - 8x (HDMI)


Signal Outputs:

- 8x HDMI with LVDS Clock, Fast Trigger and Control
- Clocks
 - 2x LVTTTL on Lemo
 - 2x NIM on Lemo
 - 8x LVDS on SMA
- Busy
 - LVDS on SMA
 - NIM on Lemo
 - OC-TTL on Lemo

*** Need to finalise RJ45 (and any other) interface to TLU (and others?)**

Overview Schematic

Note: Clock and Fast-Trig handled by dedicated hardware, not CPLD.



- Clock:
 - PLL/MUX - *ICS581-02*
 - +/-150 ps jitter
 - 45min/55max Duty Cycle
 - Failover if external clock missing for 3 cycles.
 - Local Osc. $100 \text{ MHz}/2 = 50\%$ duty-cycle 50MHz
- CPLD: *Xilinx CoolRunner XPLA3 XCR3128XL-7*
 - 3.3V, low power
 - 128 macrocells with 3,000 usable gates
 - 5.5ns pin-to-pin logic delays
- Extra IO via IDC header.
- Single PCB with connectors at the edge (big!)
- Separate PSU


- RAL doing schematics/layout and managing manufacture.
- Were delays at RAL due to workload.
- We have a **complete** design on paper.
- Schematic entry now.
- Layout mid-June (2 weeks)
- Manufacture July/Aug

The End.



Backup slides follow ...

HDMI Pinout (same as LDA->DIF)



	Gnd	2	1	LtoD[i]Ck+	Pair1 (STP)
	LtoD[i]Da+	4	3	LtoD[i]Ck-	Pair2 (STP)
	LtoD[i]Da-	6	5	Gnd	Pair3 (STP)
	Gnd	8	7	D[i]toLda+	Pair3 (STP)
	D[i]toLsp+	10	9	D[i]toLda-	Pair3 (STP)
	D[i]toLsp-	12	11	Gnd	Pair4 (STP)
	Pow2	14	13	Pow1	
	LtoD[i]Sp-	16	15	LtoD[i]Sp+	Pair5 (UTP)
	Pow3	18	17	Gnd	
			19	Pow4	

Possible Pinout for HDMI
(Based on SAMTEC HPDPI cable signal designation)

"Raw" Connector List



CALICE C&C MODULE - Connector List :

=====

MP-UCL, 22 May 2008

8x HDMI CONNECTORS

pair 1 (1, 3, 2) => LVDS clock OUTPUT
pair 2 (4, 6, 5) => LVDS data/prompt/tri gger
OUTPUT
pair 3 (7, 9, 8) <= LVDS data/busy/feedback
INPUT
pair 4 (10, 12, 11) <= LVDS spare INPUT
pair 5 (15, 16, na) => LVDS async/fast-tri gger
OUTPUT

OTHER OUTPUTS

8x (SMAx2) => 8x LVDS clock
2x LEMO => 2x LVTTTL clock
2x LEMO => 2x NIM/TTL clock

1x (SMAx2) => 1x LVDS data/busy/feedback
1x LEMO => 1x o/c TTL data/busy/feedback
1x LEMO => 1x NIM/TTL data/busy/feedback

OTHER INPUTS

1x (SMAx2) <= 1x LVDS clock
1x LEMO <= 1x LVTTTL clock
1x LEMO <= 1x NIM/TTL clock

4x (SMXx2) <= 4x LVDS data/prompt/tri gger
4x LEMO <= 4x NIM data/prompt/tri gger

1x (SMAx2) <= 1x LVDS async/fast-tri gger

8x (SMAx2) <= 8x LVDS data/busy/feedback

INPUTS/OUTPUTS to a PC :

1x 2x26 0.1" Header = Inputs/outputs to a PC
1x 50-pin IDC = Inputs/outputs to a PC

PLUS

1x D-9 or PJ45 = RS232 interface
1x Molex 2x7pin 2mm Header = JTAG Interface
1x Molex 9-pin 0.1" Header = JTAG Interface
1x Vcc/+3V3/-5V2/GND in