# DIRAC: DIgital Readout Asic for hadronic Calorimeter R&D Status EUDET/CALICE Electronic Meeting LAL Orsay

Renaud Gaglione

IN2P3 Institut de Physique Nucléaire de Lyon Bâtiment Paul Dirac 4 rue Enrico Fermi 69 622 VILLEURBANNE Cedex

2 june 2008

R. Gaglione 02/06/2008

İİİ



#### Architecture

ASIC Tests

Tests results overview (MicroMegas mode)

Plan

Tests with detectors

MicroMegas protections

Next ASIC

R. Gaglione 02/06/2008



#### Architecture

ASIC Tests

Tests results overview (MicroMegas mode)

Tests with detectors

MicroMegas protections

Next ASIC



In order to build a DHCAL with high granularity near the ILC, FE ASIC must match different gaseous detectors. . .

	GRPC	MicroMegas	GEM
Charge	0.1~10 pC	1~100 fC	1~100 fC
$C_{det} (1 \text{ cm}^2)$	60 pF	60 pF	60 pF
t <sub>r</sub>	2 ns	<2 ns	<2 ns
width	20 ns	complex form	20 ns

... and respect beam clock characteritics:

	Minimum	Nominal	Maximum
Bunchs #	1320	2625	5120
Period (ns)	189	369	480
Rate (Hz)		5	

IIL

#### Architecture

ASIC Tests

Tests results overview (MicroMegas mode)

Tests with detectors

MicroMegas protections

Next ASIC

Compare input charge to 3 thresholds (set by 3 DACs) and store the 2 bits energy information.



ΪĻ

# Operation

Synchronous architecture on beam clock (trains and bunchs): *During trains:* 

- Beam on: analog charge integration;
- Beam off: comparisons to thresholds, store results.

Outside trains:

- Standby;
- Digital data readout;
- Slow control.

İİL

- 64 channels;
- Low-cost AMS CMOS 0.35 µm process technology;
- Power consumption  ${<}1~\text{mW}$  per channel + 1% power pulsing:  $\rightarrow {<}10~\mu\text{W}$  per channel
- 2 gains: 100 mV/pC and 5 mV/fC;
- 3 thresholds, each on 8 bits for 1 V, *i.e.* 3.9 mV/DAC:  $\rightarrow$  40 fC/DAC and 0.8 fC/DAC
- 12 bits BCID counter;
- Internal memory of 8 events (2 bits per event);
- Analog input on each sides: easy PCB routing.

# Photography



## Only 1.5 $\times$ 4.7 mm<sup>2</sup>

- Top and bottom: analog inputs;
- Right: analog power supply and bias;
- Left: digital I/O.

ΪĿ

#### Architecture

## ASIC Tests

Tests results overview (MicroMegas mode)

Tests with detectors

MicroMegas protections

Next ASIC



For each input charge:

- Measure trigger efficiency vs thresholds;
- *S-Curves*: fit with a Fermi-Dirac distribution:

$$S(x) = \frac{max}{1 + e^{\frac{x-\mu}{w}}}$$

$$max : maximum efficiency$$

$$\mu : inflexion point abcisse$$

$$w : inflexion slope$$

Next:

İİL

- $\mu$  vs input charge for each channel;
- Linear fit:

$$F(x) = 1/g \cdot x + b$$
  $\begin{array}{c} g & : & ext{gain} \\ b & : & ext{pedestal} \end{array}$ 

• Non-linearity: difference between fit and measures.

R. Gaglione 02/06/2008



ΪĿ

Introduction

Architecture

ASIC Tests

Tests results overview (MicroMegas mode)

Tests with detectors

MicroMegas protections

Next ASIC

R. Gaglione 02/06/2008

Trigger efficiency + fit (1 channel: 3 comparators):



From 100% to 0% <2.4 fC Worst dispersion among 3 comparators: 2.5 LSB, *i.e.* 2 fC.

R. Gaglione 02/06/2008

İİL



 $\mu$  versus input charge + fit (1 channel):



More reliable information: non-linearity !

R. Gaglione 02/06/2008

ΪĻ

#### Difference between linear fit and measures (1 channel):



The non-linearity is typically in  $\pm 1$  LSB, *i.e.*  $\pm 0.8$  fC.

R. Gaglione 02/06/2008

İİL

#### g distribution for all channels (1 ASIC):



Chip 1 gain dispersions

Mean value of g: 0.77 fC/DAC.

R. Gaglione 02/06/2008

ΪĻ

# $b \cdot g$ distribution for all channels (1 ASIC):



Chip 1 pedestal dispersions

Monte-Carlo Simulation : gaussian with  $\sigma$ =1 DAC; Measure : non-gaussian, total dispertion  $\pm$  10 DAC : must be improved !

R. Gaglione 02/06/2008

IIL

No input charge. False trigger rate versus threshold.



Channels with high pedestals stop to auto-trig @ threshold near 10 DAC (8 fC).

R. Gaglione 02/06/2008

İİL



DAC code : 14 (above auto-triggering threshold). Trigger efficiency *vs* input charge.



#### Best 50% efficiency: 3.5 fC.

R. Gaglione 02/06/2008

İİL

# Power pulsing

Power on time <800 ns.

ilc



#### Architecture

ASIC Tests

Tests results overview (MicroMegas mode)

#### Tests with detectors

MicroMegas protections

Next ASIC

R. Gaglione 02/06/2008

# Assembly schematic



First: custom DAQ with ethernet for tests; Next: connection to the DHCAL DIF (see Julie Prast's talk).

R. Gaglione 02/06/2008

İİL

Tests with detectors

22 / 29

# Active Sensor Unit cards

6 layers. Burried and blind vias for anode connection.



No components outside pad area to test MicroMegas assembly. Possibility to solder MicroMegas sparks protections.

R. Gaglione 02/06/2008

IIL

Tests with detectors

- DAQ and intermediate board ready;
- 6 ASU are on the way;
- VHDL near to be ready (synchronisation on cosmic ray to finalyse);
- Acquisition software to be finished (manpower needed !);
- ROOT C++ event class definition on the way (LAPP+LLR+IPNL);
- MicroMegas: bulks will be realized at CERN;
- RPC: detector OK, mechanics on the way.

We will be ready for august beam test !



#### Architecture

ASIC Tests

Tests results overview (MicroMegas mode)

Tests with detectors

#### MicroMegas protections

#### Next ASIC

R. Gaglione 02/06/2008

When sparks occurs, anode are short-cicuited with mesh. Example @ 650 V:



#### ESD protection included in I/O pad not sufficient !

R. Gaglione 02/06/2008

ΪĻ

MicroMegas protections

26 / 29

## cf. CAST and COMPASS:



 $C_{prot} > C_d \Rightarrow C_{prot} = 470 \text{ pF}. R_{pol} = 1..100 \text{ M}\Omega$ Similar problems for ILC TPC (mechanical integration of discrete components difficult) ! Possibility to work with CEA for a protective ASIC ?

R. Gaglione 02/06/2008

MicroMegas protections

#### Architecture

ASIC Tests

Tests results overview (MicroMegas mode)

Tests with detectors

MicroMegas protections

#### Next ASIC

- Internal trigger bug correction: OK;
- Add trigger masking feature (in slow control): OK;
- Add internal test cicuitry: OK;
- Add multiplexed analog readout: on the way;
- Add 2 MicroMegas gain (in slow control): OK;
- Minimum threshold reduction:
  - Lower offset discriminator: OK;
  - Lower offset DC-servo loop: on the way;
- Add LVDS clock: OK : thanks to LAL;
- Power supply pinout simplification: OK;
- Decrease power consumption: on the way;

New foundry submission this summer !

R. Gaglione 02/06/2008



## Thank you for your attention !