IN2P3




### **ECAL Electronics Status**

Orsay Micro Electronics Group Associated




# ASIC design SKIROC 2



#### **SKIROC 1 design limits**


- Most critical issue : Too much dynamic range in the charge preamplifier
  - Max input signal : 2000 MIP
  - Noise floor : 0.15 MIP
- Preamplifier gain too small
- Huge gain in the trigger path to be able to trig on 1/2 MIP SKIROC linearity results



11 September,

(<u>)mega</u>

#### **SPIROC** used in **SKIROC** mode






- Dynamic range : -500 MIP/cell → same as physics prototype
- Number of channels :
  - 36 instead of 64

#### **Expectations for EUDET**



- 64 channels to read out new 256 pads wafers with 4 chips
  - This is a critical PCB requirement
  - This will make SKIROC2 the biggest chip of the ROC family
    - 50-60 mm<sup>2</sup>
- Capability to operate in ILC mode and in test beam
  - This is a physics requirement to take data with EUDET module
  - Calculation of data rates to be validated
- High dynamic range from 0.1 to 2500 MIP
- (Eventually) time measurement to tag events in test beam (not useful in ILC mode)

#### SKIROC 2 block scheme proposal



#### **Schedule**

- Skiroc 2 expected to be sent in fab in March'09
  - Sharing of the HARDROC2 and SPIROC2 production
  - If SKIROC 2 is validated → production in hand for EUDET module
  - Cheaper than an engineering run for prototyping due to big silicon area (60mm<sup>2</sup> ie ~60k€)
- Next PCB prototype will use SPIROC2 with Hamamatsu wafers
  - Validation of all electronics and assembling process
  - missing : dynamic range (500MIP/2500MIP), granularity
  - PCB in hand before the end of the year?

mega



# PCB design FEV 5 presentation


#### **Characteristics of FEV5**


<u> Mega</u>

- Designed for :
  - 6-inch wafers (4 wafers of 9\*9cm)
  - − 0.5\*0.5cm<sup>2</sup> pads  $\rightarrow$  324 pads/wafer  $\rightarrow$  1296 channels/PCB
  - Only 512 equipped with 8 Hardroc Chips
- stitching :
  - No step, solder pins on top layer
  - Exact solder procedure to be defined (Patrick, Maurice, etc.)
- Expected end of January, delivered in June


#### FEV5 : design








### Layout : general






11 September,

#### FEV7

- First EUDET compliant PCB, using SPIROC2 in SKIROC mode.
- several pads merged for each electronics input
- Halfway from expected granularity and physics prototype granularity

<u>()mega</u>






### Heating test in slab Work by P. Cornebise

#### **Heating test**

#### The choice is to manufacture:


 1 PCB able to simulate the power down to 14.4 mW (1PCB) and power up to 1 W (>7 PCBs)

- 6 PCBs for temperature control
- 1 external card for steering resistance



#### Test of capton combs





Step 1
Comb 20 ways
Capton width = 19 mm
Wire = 0.25 mm
Track = 0.03 mm
Wire + solder + track = moy 0.29 mm
Solder = moy 0.01 mm

Step 2 Comb 32 ways Capton width = 19 mm Wire = 0.11 mm Track = 0.03 mm Wire + solder + track = moy 0.15 mm Solder = moy 0.01 mm The combs are made by positioning the wires on a layer of capton scotch and covered by another layer of capton scotch.

Then the wire are solder alternately starting with wire n° 1 and n° 10, 20, 2, 11, 21...

Soldering iron used: Weller ws50 at 350°C

The temperature is controlled step by step with PT100 placed on the top and on the bottom (wafers side)

Step 3

Comb 20 ways Capton width = Wire = 0.11 mr Track = 0.03 mr Wire + solder + Solder = moy 0 T max relieved T max relieved

Capton width = 5 mm Wire = 0.11 mm Track = 0.03 mm Wire + solder + track = moy 0.15 mm Solder = moy 0.01 mm T max relieved on the top = 45.6 °C T max relieved on the lower side wafers = 42.5 °C

LAL.SE.Interconnexions.P.Cornebise

#### Conclusion

- PCB design
  - FEV5 engineering done
  - NOT SO EASY TO BUILD  $\rightarrow$  6 months delayed !
  - Opportunity to have 256 ch. Wafers ? (5.5mm pads)
    - For FEV8 design
    - To be available in Spring 09
  - FEV7 design using hamamatsu Wafer and Spiroc 2 in 2008
- Front-end ASIC design
  - Skiroc2 planned for march 09
  - All test with Spiroc2 before then
- Heat simulation
  - Using first mechanical demonstrator to validate thermal models

mega