



CALICE Collaboration Meeting

Power efficient 12-bit PIPELINE ADC for the ECAL


Manchester University

Fatah-Ellah Rarbi
Daniel Dzahini
Laurent Gallin-Martel

Outline


- Digitizer for CALICE
- Why a high speed ADC?
- Pipeline ADC
 - Full 1.5 bit
 - Multi-bits prototype
- Analog MUX 36 to 1
- Conclusion

Digitizer for CALICE




Why a high speed ADC?

- Multiplex 36 to 1 ADC
- High speed converter:
 - Read all channels faster
 - More "IDLE mode" time => **Saving power**
 - digital noise source from one ADC






Extra power saving


Pipeline ADC




Measurement Test of ADC Pipeline



INL from ADC Model with and without gain error versus testing results




This shape corresponds to:
→ Capacitance matching
→ Parasitic capacitances
→ Jitter





09/09/2008


Power pulsing: output codes point of view=>16 to 20 μ s



Power Pulsing reliability




After 40 power cycling




09/09/2008

New prototype




More logic for DEM
Should work @ **25-30MHz**
Power => **< 40mW**



MDAC 2.5 bits

Architecture




Sampling phase

Hold phase

$$V_s = 4 \times V_{in} - 3 \times \mu V_{ref}, \mu = [-1, 0, +1] \text{ depends on sub-ADC output}$$


Dynamic Element Matching




- DAC error is not deterministic
- Converts distortion into white noise with a DC component

MDAC 2b5: Linearity

First stage of the ADC



Prototype: July 08 (4mm^2 or $.9 \times 1.9 \text{ mm}^2$ (core))



09/09/2008

1.5 bit stage

Fatah Rarbi - Daniel Dzahini -
CALICE Collaboration Meeting


Digital correction

14


Analog MUX 36 to 1

- Architecture:
 - Flip-Flop
 - Pseudo differential input
- Power dissipation
- Linearity

Architecture



Write mode





Read mode

MUX Accuracy


When input= -1V

When input= +1V




High signal
=> +/- 1V

Small signal
=> 10mV




Linearity



Ramp signal


Constant signal (10mV)



Total Power consumption

Memory depth= 5

of channel = 36




$$T_T \text{ (Total Time conversion)} = 40ns \times 36 \times 5 \\ = 7.2\mu s$$

$$\text{ADC Power Consumption per chip} = (P_{tot} \times T_T) / 200ms \\ = 1.6\mu W \rightarrow \boxed{45nW/channel}$$

Conclusion

- Pipeline ADC: 12 bits
 - $V_{dd} = 3.3V$
 - **Dynamic range: 2V**
 - **Sampling rate: 25MS/s**
 - **Power dissipation: 37mW**
 - **FOM: 1.48mW/MHz**
- Analog MUX 36 to 1
 - Pseudo differential input
 - **Dynamic range : 2V**
 - **Power dissipation: <10mW**
- Total Power = **45nW/Channel** if 36 channels to 1 ADC
- Next steps
 - Test of this prototype
 - Power Supply reduction to 2.5V → **1V dynamic**
 - Gain error Correction → Extra power reduction



CALICE Collaboration Meeting

Thank you for your attention

Power efficient 12 bits PIPELINE ADC for the ECAL

Manchester University

Fatah-Ellah Rarbi
Daniel Dzahini
Laurent Gallin-Martel