



DAQ software & developments for the EUDET Calorimeter



Tao Wu

On behalf of UK Collaboration



Outline

- DAQ targets
- Software skeleton of DDOCS
- Recent developments of DAQ software
- Future plans



EUDET DAQ Targets

- Aiming at **generic** DAQ system, e.g. ECAL/HCAL
- Provide **well-defined interfaces** between DAQ components to allow for minimizing costs and development cycles;
- A **control system** to easily integrate the rest of sub-systems of detectors
- A software to **build events** from bunch train data and disparate sources into single event data
- Manage network and data storage




DAQ Software Design Targets

- Targeting at EUDET Modules, e.g. for ILC;
- Triggerless DAQ system: use C&C instead
 - All data are sent off detector within a bunch train
 - Use bunch struct. as advantages: 1ms in bunch train, read out data within 200ms of inter-train gap;
- DAQ system will also control power cycling of readout ASICs
- A **funnel-like DAQ** to collect, wrap and transmit data in stages before sending to central storage



DAQ Architecture Overview

- **Slab hosts VFE chips (ASICs)**
- **Detector Interface** connected to Slabs
- LDA servicing DIFs
- **Link/Data Aggregator**
- LDAs read out by ODR via opto-links
- **Off-Detector Receiver**
- PC hosts ODR
 - PCI-Express driver software
- Local Software DAQ
- Fully-bloomed Software





DAQ Software: DOOCS framework


User Application layer

Communication







Middle layer

Hardware Interface Layer

Software Libs
Sun/Linux Cluster



Object Oriented Application Program Interface
RPC Shared Mem TINE CA




Hardware (supported and developed)

Software development and code base

Computer Infrastructure



DAQ Software of DOOCS



FC/SC:
Fast/Slow
Collector

BM:
Buffer Manager

EVB:
Event Builder

DS:
DAQ Server




Adapting DOOCS to EUDET DAQ

- Modeling hardware card via device server
 - Existing: ODR device server *Odr_server*
- **Equipment Name Server (ENS):**
 - Facility(**F**) / Device(**D**) / Location(**L**) / Property (**P**)
 - e.g. *CALICE.ECAL/ODR/ODR1/Status*
 - ▶ F: CALICE.ECAL, CALICE.AHCAL, CALICE.DHCAL
 - ▶ D: ODR, LDA, DIF, ASICs;
 - ▶ L: ODR1,ODR2,ODRX; LDA1,LDA2,LDAX; DIF1,DIF2,DIFX;
 - ▶ Property: X X X ?
- An interface talking to ODR has been built;
- To classify all properties and functionalities of each device for our EUDET DAQ system (DIF, LDA, ODR, etc.) is ongoing!



ENS naming service



User Interface

Communication layer

Middle Layer


Hardware interface

Provided by DOOCS and already in use for RPC communication between **client** and **server**



ENS naming service

Screenshot of the rpc_util GUI




- Naming convention is already specified (similar for LDA, DIF and ASICs)
- Properties need input from hardware programmers



Start hardware interface

- Concentrating on the ODR interface:
 - because it is the first hardware layer to talk to DOOCS
 - the device is close to be ready
- Plan:
 - Will start with LDA and DIF from Oct
 - have the interfaces ready about end of the year




ODR hardware interface is existing !



ODR-DOOCS interface


- Communication between different parts of DOOCS **Server/Client** by **RPCs**
- Configuration files are used when startup and to link different parts of the system





ODR-DOOCS interface

- **One device server** can serve **many instances** all connected via different ports and hostnames
- Using **2 threads**: one for receiving, one for sending on the socket
- **Sockets format** is chosen to build an interface to the ODR and the LDA





ODR interface at work

The screenshot displays the ODR interface with a central data table and a control panel on the right. The data table has the following content:

Data Size	+ 547.00000	Send
Number of messages	+ 1.00000	Send
Run time (s)	+ 2.00000	Send
Dump to screen	+ 0.00000	Send
Grouping	+ 10000.00000	Send
Number of IO Threads	+ 1.00000	Send
Dump data to disk 0/1	+ 1.00000	Send
Statistics update Freq	+ 0.00000	Send
Run	+ 0.00000	Send
Quit	+ 0.00000	Send
Empty	+ 1.00000	Send

The control panel on the right includes the following sections:

- Main Control Panel** (blue box)
- ODR Commands** (orange header): Start, Get Statistics, Get Parameters, Stop (green buttons)
- LDA Commands** (orange header): Start, Stop (green buttons)
- Restart All** (blue button)
- Quit All** (blue button)
- ODR Plots** (blue button)

A large blue box in the center contains the following text:





Check out our demonstrator
<http://tesla.desy.de/doocs/>
CVSROOT=:ext:user@ttfremote2.desy.de:
/doocs/doocssvr1/cvsroot
cvs checkout source/server/calice

At the bottom of the interface, it says "Set Device: 119-->TEST.DOOCs/ODR/ODR1/CTL_CMD".



ODR interface at work

Online spectra



Panel1

Commands

Start

Statistics

Parameters

Stop

Commands

Start

Stop

start All

Quit All

ODR Plots

Data error:

ill. property

Statistics update Freq

Run

+ 0.00000

▲▲▲▲▲

+ 0.00000

▲▲▲▲▲

Send

Send

Check out our demonstrator




Future plans: to be implemented

- Continue to develop **interface to hardware** (ODR to LDA, LDA to DIF, etc.) talking to DOOCS;
- Investigate & define the **DIF→LDA→ODR links**;
- Start the **event building**;
- Think about the implementation of **State Machine**;
- Complete necessary **properties and functions** of all hardware components;
- Putting (all) components together, test...



Suggested Timescale





Summary

- DOOCS framework is reusable & suitable for our DAQ control system.
- DAQ software is in designing phase; Progresses have been making...
- Building the software for the whole link from ASIC→DIF→LDA→ODR is ongoing.

**Thanks to all my colleagues
in UK collaboration!**




Open to public

- New ideas
- Comments
- Suggestions
- Existing experience ...

ALL Welcome !




EUDET DAQ software: State








Transition: StartRun





Data Storage



- Which scenario to choose depending on the bandwidth with which the data gets produced: **(1)** up to 200Mbit/sec, **(2)** up to ~1600Mbit/sec, **(3)** from there on
- Estimation of the data rate for the EUDET DAQ prototype has to cope with ~400Mbit/s, however it depends on the detector and the choice of VFE.

DAQ Architecture





DAQ software

Off Detector Receiver (ODR)

Link Data Aggregator (LDA)

Detector Interface (DIF)

Detector Unit ASICs



P. Göttlicher, DESY