



Electronics Integration - Status AHCAL

Mathias Reinecke

for the AHCAL developers







Next prototype: Architecture

FE

the future ...




1st EUDET Prototype (1st step)



Commercial DIF, new mezzan.
(CALIB, POWER), 1HBU (later: 6)



Prototype Tile for HBL

dimensions in (mm;mm)



100-150 prototype tiles (Problems with SiPM asse

Dimension's name	dimension (mm)	Remarks
x	30	including passivation (white border)
y	29.95	including passivation (white border)
x1	8.02	average value from Roman's talk
x2	22.19	average value from Roman's talk
y1	7.91	average value from Roman's talk
y2	22.03	average value from Roman's talk
xk	13.75	$xpd = xa - xk = 2.5mm$
xa	16.25	$xpd = xa - xk = 2.5mm$
yp	2.0	from tile's edge
d1	2.55	Clearance fit. NDK. pins nominal 2.5mm
d2	2.55	Clearance fit. NDK. Pins nominal 2.5mm
dc	0.75	has to compensate the tolerances between SiPM pins and alignment pins. Diameter of SiPM pins: 0.25mm



Pin 1, Cathode "BIAS" Pin 2, Anode "SIG_OUT"

Is this correct? Or are the positions of "Bias" and "Sig_Out" vice versa?




Tile's dimensions are fixed now! (=>HBU)



Tiles for EUDET module

FE

Standard Tile (moulded)




Shorted (by 1cm) tile for inter-layer sizes

No time schedule up to now.



HCAL Base Unit (HBUO)

FE





HBUO Status

FE

- Integration concept fixed
- Critical parts (connectors) ordered.
- Layout is complex (1-2months), PCB manufacturing and assembly: 1-2months => **realization in 2008 critical!**
- **Schematic finished. Layout starts now!**

HBU schematic top layer

Developer:	<AUTHOR>REINECKE	Project:	GEHEBELEITUNG/FE/HEBUO
Drawn by:	<SCH-DESIGNER>REINECKE	Scheme id:	GEHEBELEITUNG/FE/HEBUO
Layerwork:	<LAYOUTER NAME>	Sheet:	HEBUO/HEBUO
Changed of tech:	<CHANGING BY>	DESY-HERROUP:	Notre Dame B5 D-22607 Hamburg
Date Changed:	2008-06-15 15:55	Board No.:	HEBUO-0001
Date of production data:	<DATE>	Rev:	0
		Size:	A3
		Drawing No.:	<NR>
		Sheet:	2 of 2




HBU Interconnection (Flexleads)

FE

- Two types of Flexleads (for Signals, Power) have been designed (CAD)
- Flexleads allow $\pm 100\mu\text{m}$ displacement of connecting modules
- Magnet-field tests up to a few Tesla done: no problems seen.
- Flexleads can be ordered now!

Done!



Flexlead CAD Layout



DIF Status

FE


-Based on commercial FPGA (Spartan3-1500) board

-Command list and DIF state diagram in preparation

-VHDL code generation soon (prototype firmware for USB access in 2008)

Firmware status of ECAL/DHCAL?
Reference documents for LDA-DIF interface (also: DAQ group)?
Firmware development needs closer coordination.

Command	Function and Parameters	Change DIF State?
power_on	turn slab power on / off (maybe partly?)	no
reset_DIF	reset of DIF electronics (not: slab)	yes
reset_slab	reset of slab (ASICs). Not: DIF	yes
reset_BCID	synchronize data taking by resetting bunch counter	no
sleep	puts DIF and slab into SLEEP state (powered down)	yes
sync	synchronization LDA all DIFs	yes
idle	puts DIF into idle state (DIF power on, slab power on minimum)	yes



DIF state diagram




CALIB Status

FE

„AHCAL Calibration System“
(UV-LED and Charge Injection)



- Concept fixed, schematic finished
- μ Controller software dev. ongoing (good progress)
- Layout (CAD) starts now, expected to be finished: End of September.
- Module should be available: November/December 08





„AHCAL Slab Power Regulators“

- Regulator setup fixed, schematic finished
- Suitable for ILC-like power cycling
- Layout and Production probably in 2009 (module can be replaced initially by bench-top power supplies)




By
H. Wentzlaff



AHCAL Slab Interface (Mech.)

FE



Not in scale!!



New tool available (Vincent Boudry) to calculate CALICE DAQ **data rates** and **readout times** for the run modes:

- calibration/noise/physics - single event (e.g. ext trigger)
- calibration/noise/physics - burst (internal trigger)
- **testbeam - single event*** (e.g. external trigger?)
- **testbeam - burst*** (e.g. internal trigger)

***Occupancy needed** to estimate the amount of data.



AHCAL - Occupancy in testbeam

FE

Calculation and Results by B. Lutz (many thanks!!)



		13/79	25/79	37/79	49/79	61/79						
	13/73	19/73	25/73	31/73	37/73	43/73	49/73	55/73	61/73	67/73	73/73	
1/61	13/67	19/67	25/67	31/67	37/67	43/67	49/67	55/67	61/67	67/67	73/67	79/67
	13/61	19/61	25/61	31/61	37/61	43/61	49/61	55/61	61/61	67/61	73/61	79/61
1/49	13/55	19/55	25/55	31/55	37/55	43/55	49/55	55/55	61/55	67/55	73/55	79/55
	13/49	19/49	25/49	31/49	37/49	43/49	49/49	55/49	61/49	67/49	73/49	79/49
1/37	13/43	19/43	25/43	31/43	37/43	43/43	49/43	55/43	61/43	67/43	73/43	79/43
	13/37	19/37	25/37	31/37	37/37	43/37	49/37	55/37	61/37	67/37	73/37	79/37
1/25	13/31	19/31	25/31	31/31	37/31	43/31	49/31	55/31	61/31	67/31	73/31	79/31
	13/25	19/25	25/25	31/25	37/25	43/25	49/25	55/25	61/25	67/25	73/25	79/25
1/13	13/19	19/19	25/19	31/19	37/19	43/19	49/19	55/19	61/19	67/19	73/19	79/19
	13/13	19/13	25/13	31/13	37/13	43/13	49/13	55/13	61/13	67/13	73/13	79/13
		19/1	31/1	43/1	55/1	67/1						

- subdivided each layer into 21 sections
- each section corresponds to one virtual chip (36 channels with 3x3 cm cells)
- **798 total virtual chips (38 layers)**
- 80 GeV π^+ beam hitting centrally
- counting active chips per event



AHCAL - Total Number of ASICs hit

FE




- typically $200 / 798 = \frac{1}{4}$ of the chips in 1m^3 are hit



AHCAL - Active ASICs per layer


FE

activeRegions2D




activeRegion: 36tiles (1 virtual ASIC)

Up to 12 ASICs carry data for a single testbeam event per layer. => use this number to estimate DAQ data rate!



Next HBUO



- Mechanical proposal (cassette, interface to DIF) has been set up for the AHCAL prototype (HBUO, DIF as commercial board).
- The necessary mechanical parts are currently designed within CAD tool => production within 2008



Conclusions

FE

- AHCAL technical prototype (TP) does not cover a full slab, but ~150 channels (2 HBUs, tile-prototypes).
- Eudet module (detector layer) requires HBU redesign. A full slab (and detector layer) is expected for summer/autumn 2009.
- timeline for TP is defined by HBU.
- development of the modules CALIB and DIF (firmware) in 2008 possible.