




Electronics Integration - Status

Mathias Reinecke


for the AHCAL developers



Prototype Tile for HBUO



Mechanics Tile for HBUO






100-150 prototype tiles (structures machined, not moulded) expected very soon.



Tiles for EUDET module

FE

Standard Tile (moulded)




Shorted (by 1cm) tile for inter-layer sizes

Time schedule for moulded tiles not completely clear (end of 2008?).



HCAL Base Unit (HBUO)



FE





HBUO Interconnection

FE



Flexlead: Rigid below connectors, 4 layers,
flexible (polyimide) in between, 2 layers
80-pin connectors

Bended flexlead allows HBU-HBU displacement of $\pm 100\mu\text{m}$.

Concern: Bending forces (tension) might disconnect one connector.


Expected cost relation flexlead/connector: ~ 1.5

Under investigation: Flexleads without connectors (IR soldering)
(M. Goodrick et al., Cambridge)



HBUO Interconnection II

FE



Bended flexlead allows HBU-HBU displacement of $\pm 100\mu\text{m}$.




Power Pulsing Tests

FE

Detector electronics (Load) is switched between „off“ (no current) and „on“ (full current) with 1% duty cycle.

=> Oscillations on 2.20m-long power-ground system?

Test Setup 1




Tested:

Switched Current: 0.7...3A

Load Block Caps : 0...10 μ F

Settling Time / Overshoot = ??


Test Setup 2 (input)





Power cycling test setup


FE



Test Setup

Settling time (Load side):
Voltage within 50mV of final value.
Aim: reasonable values for efficient power cycling ($< 50\mu\text{s}$)

Overshoot shown here for switch-off case (worst-case).
Aim: Protection of devices, stable register settings.




Later: Stability test for 2.20m slabs



Power Pulsing with Slab : Setup

FE






Power Pulsing: Results

FE

Typical results for overshoot (loadside), similar for both setups.
Overshoot on regulator side: <150mV.



Test by
H. Wentzloff


5µF
10µF



Power Pulsing: Results

FE

Typical results for settling time (loadside), setup 1 (LP3876)






Power Pulsing: Results

FE

Typical results for settling time (loadside), setup 2 (LT1575)





Overshoot, settling-time good on regulator side.

Setup 2 (with transistor): better settling time (factor 10), in the order of $5..10\mu\text{s}$.

Overshoot is still about 0.2-0.5V ($\sim 150\text{ns}$ spikes) for large blocking caps on load side. Trade-off settling time - overshoot.

Dependency on load-switch transition (5-10ns now)?

Influence of the 2.20m-long slab seems to be small (analysis ongoing)



DIF (AHCAL):

- Two commercial FPGA boards have arrived.
- VHDL development should start now

POWER (supply of AHCAL electronics):

- Components and architecture fixed in principle, but:
- Regulator setup has to be checked for 2.20m slabs

HBU0 (defines timelines for all other parts):

- Schematic needs information about SPIROC2 and tiles.
- Initial setup only has 2 HBU0s (no full slab test).
- SPIROC1 and SPIROC2 in independent signal chains.

CALIB (2 LED systems (Prague, Wuppertal) and charge-injection):

- Module's duties fixed, schematic almost finished.
- Layout generation when we fix HBU interface (and design).
- Microcontroller programming starts now (SPI to DIF, LVDS)



Timeline (Rev. 1)

FE

FE AHCAL Timeline		2008						2009				
Month	Mar/Apr	May/June	July/Aug	Sept	Oct	Nov	Dec	Jan/Feb	Mar/Apr	May/June	July/Aug	Sept/Oct
Task						Milestone				Milestone		
Scint. Tiles												
Definition of architecture				Moulded Tiles			Dimensions					
Production												
SPIROC												
		SPIROC2		SPIROC3			Pinout					
Hcal Base Unit (HBU)												
Circuit Design/Layout												
PCB Production/Assembly												
Detector Interface (DIF)												
Common Block Firmware												
AHCAL Block Firmware												
Circuit Design/Layout												
PCB Production/Assembly												
CALIB. POWER												
Circuit Design/Layout												
PCB Production/Assembly												
System Tests												
DAQ Software, LDA												
Component Ordering												
Prototype												
EUDET Mod. (Final)												
	28 05 08											

Milestone shifted now by 1 month to Nov. 08.
Full slab not available before mid 2009.



Conclusions

FE

- AHCAL techn. prototype (TP) does not cover a full slab, but ~150 channels (2 HBUs, tile-prototypes).
- Eudet module (detector layer) requires HBU redesign (mid 2009).
- timeline for TP is defined by HBU (input SPIROC2, tile geometry).