



# **SLAB COOLING**

#### •DEMONSTRATOR

• EUDET

• CALICE



Denis Grondin (<u>grondin@lpsc.in2p3.fr</u>) Julien Giraud (<u>giraud@lpsc.in2p3.fr</u>)



Denis Grondin / Julien Giraud – August 28th 2008

## **SLAB COOLING – CONSTRAINTS**



Mechanical constraints on ECAL electronics:





DIF is part of last ASU of the SLAB Minimum Space for cooling necessary



Place for cabling : DAQ + HV + GND Service space between cooling and HCAL >1cm







Demonstrator: cooling and copper drain extremities

Passing trhough the rail: OK

### **SLAB COOLING - DEMONSTRATOR**





# Design of copper foils



#### The expected heat shield thickness is 500 µm=100+400 µm:

 $\Rightarrow$  Brazing of copper foils (T<300°C) to be validated

Heat shield : 100 (housing AI or CuBe?) + 300 or 400 µm Cu = 4 options for copper assembling to test:



#### Options 1

 100μm housing Cu.. + 400 μm Cu (without brazing – with holes) / 0.4 mm considered for simulation. Thermal grease only in holes (1.8x1.8 cm<sup>2</sup> chips\*400 μm thick).

#### <u>Options 2</u>

100μm housing Cu.. + 400 μm Cu + 0.05 (silver brazed) /
0.5 mm considered for simulation. Thermal grease only in holes (1.8x1.8 cm<sup>2</sup> chips\*400 μm thick).

#### <u>Options 3</u>

100μm housing Cu.. + 300 μm Cu + 0.05 (silver brazed) /
0.4 mm considered for simulation. Thermal grease only in holes (1.8x1.8 cm<sup>2</sup> chips\*300 μm thick).

#### <u>Options 4</u>

 100µm housing Cu.. + 400 µm Cu (whithout brazing) / 0.4 mm considered for simulation. No holes (1.8x1.8 cm<sup>2</sup>), chip no overlapping.

Simulations to be performed on the final option for demonstrator.

Actually done with 100µm housing AI + 300 µm Cu with holes and grease (0.4 mm considered for simulation) For simulation : the 100µm housing Cu do not cover the ADAPTER et DIF cards.

The copper drain is adapted / DIF card to be in contact with FPGA on DIF (« hot » Kapton for demonstrator)









Denis Grondin / Julien Giraud – August 28th 2008





Denis Grondin / Julien Giraud – August 28th 2008



Load case 1 : Main plate : 0.3 mm; Upper plate : 0.1 mm; SHIP power : 0.205 W; FPGA power : 0,3 W => FPGA power distribution : 55 x 77.5 (KAPTON)







Load case 2 : Main plate : 0.3 mm; Upper plate : 0.1 mm; SHIP power : 0.205 W; FPGA power : 2 W => FPGA power distribution : 55 x 77.5 (KAPTON)





Load case 3 : Main plate : 0.3 mm; Upper plate : 0.1 mm; SHIP power : 0.205 W; FPGA power : 0.3 W => FPGA power distribution : 10 x 5 extrema position







Load case 4 : Main plate : 0.3 mm; Upper plate : 0.1 mm; SHIP power : 0.205 W; FPGA power 2 w => FPGA power distribution : 10 x 5 extrema position through foam ep 0.2 mm





Load case 5 : Main plate : 0.3 mm; Upper plate : 0.1 mm; SHIP power : 0.205 W; FPGA power 0.3 w => FPGA power distribution : 10 x 5 extrema position through PCB EP 1.6 mm ( $\lambda$  = 0.26 W/mK) and foam ep 0.2 mm





Load case 6 : Main plate : 0.3 mm; Upper plate : 0.1 mm; SHIP power : 0.205 W; FPGA power 2 w => FPGA power distribution : 10 x 5 extrema position through PCB EP 1.6 mm and foam ep 0.2 mm





## SLAB COOLING - DEMONSTRATOR



#### **DEMONSTRATOR design** (more questions ...)

To reproduce as precisely as possible these tests in simulations:



- Q1 : For simulations: location and dimensions of heat sources & probes
- Q2 : FPGA real consumption and position
- Q3 : Distance between Hot point and temperature sensor
- Q4 : Hot point / Copper liaison (thermal paste), real thickness ?
- Q5 : Thermal paste conduction = 0,4 W/mK ?
- Q6 : (for EUDET too) PCB thickness up to 1 or 1.2 mm Hole in copper/chips : 18 x 18 mm ?
- Q7 : Bumpy resin for chips on wire-bonding.. => thermal paste only on chips ?

## **SLAB COOLING**



#### **Demonstrator**

To sum-up, in order to install the cooling system and to correlate with numerical simulations:

- For simulations, exact location of heat sources to be confirmed
- Beat shield Geometry / Thermal insulation of slab for tests: drawings given to LAL. OK
- Chiller ordered OK
- Flux, T° probes to be ordered: Sept.
- *3 stages Cooling system drawing OK*
- *3 stages Cooling system to be machined: Sept.*
- **Goal:** Test of cooling system: mechanical aspect and performances - Optimization of simulation: conductivities, materials, geometries

#### EUDET

MANCHESTER Backend system (DIF support): Confirmation of FPGA consumption and position...

Detector slabs **integration for thermal tests** with tuned power, copper shields with specific geometry and temperature probes.

- Interface card ? Dimensions and specificities ?
- DIF: integrated or not, supporting, jumble...

#### Goal:

•Simulations to be performed with demonstrator's approved values to validate the whole cooling of EUDET.

