


Omega

HARDROC2




Orsay MicroElectronic Group Associated

HARDROC2: HARDROC1 +modifs






- **Dynamic range extension**
 - Gain correct.: **8 bits** instead of 6: G=0 to 255 (analog G=0 to 2)
 - **3 shapers, different Rf,Cf and gains:**
 - Fsb1, G= 1/2, 1/4, 1/8, 1/16
 - Fsb2, G= 1/8, 1/16, 1/32, 1/64
 - **3 thresholds (=> 3 DACs):**
 - 10 fC, 100fC, 1pC (megas)
 - 100fC, 1pC, 10pC (GRPC)
- **Correction** of the minor **bugs** of HR1: MASK, memory pointer (dummy frame)
- **872 SC registers**, default config
- **Power pulsing:**
 - Bandgap (redesigned)+ ref Voltages + master I: power pulsed
 - POD module (power budget)



SC/Read pb





- To spare output PADS and to avoid parasitics on the SC registers, SELEC + switch to deliver:
 - sr_sc, clk_sc, rstb_sc
 - sr_read, clk_read, rstb_read
- Pb=digital sw and reset active low => reset of the SC registers when SELEC switched on the read register
- Read register not essential but useful for debug and characterisation => Focused Ion Beam on 2 packaged chips to be able to use the Read register
- SC loading:
 - 872 SC parameters
 - **Vddd=4V necessary to load some SC config**



3 10bit-DACs




- **DAC0: fine => -1.1mV/UDAC**
 - Vmax Vmin std
 - 2.3268 1.9966 0.09
- **DAC0: coarse => -2.21mV/UDAC**
 - Vmax Vmin std
 - 2.3271 1.66379 0.192



- **DAC1: coarse => -2.06mV/UDAC**




- **DAC2: coarse => -2.12mV/UDAC**



FSB measurements





<>dc fsb: Independant of G
 <>=2.14V = pedestal equiv. to DAC0 (coarse) ≈ 90



FSB0, 100fC injection, G=128 : optimum Signal/Noise ratio

All swi ON	70mV, tp=23ns	$\sigma=750\mu\text{V}$	S/N=93
Sw_150fF on	203 mV	1.2mV	168
Sw_100fF on	243 mV	1.3 mV	187
Sw_100k and sw_100fF on	153 mV	930 μV	165
Sw_50fF on	100 mV	1.5 mV	67
No swi on (=> internal 20fF, 100k only)	421 mV	1.8 mV	233

Waveforms and Xtk: scope measurements



Analog Xtk < 1%

Testboard wo any decoupling cap.


Digital Xtk (board wo DECOUPLING CAP)



- Coupling of the discri output to the FSB output of the direct neighbors

29-Jan-09
20:15:49

Reading Floppy Disk Drive



2
50 ns
1.00 V

1: Average(1)
50 ns
5.0 mV
1000 swps

pkpk(2)	3.69 V
mean(2)	1.968 V
sdev(2)	1.662 V
rms(2)	2.574 V
amp1(2)	3.39 V

50 ns

1 5 mV AC

2 1 V DC




Ext10 DC 1.05 V 1M Ω

2 GS/s



STOPPED

- **FSB0 (sw_Cf=100fF, sw_Rf=100k and G=144):**
- **100fC in ch40, Vth0=205 => 200mV, trigger for Vth0<205**
 - Qinj=1pC (1V@20dB in 10pF), no trigger on direct neighbours
 - Qinj > 2.5pC (fsb0 sature), trigger on **ch39** and **ch41** ie 4%
 - Qinj > 7pC (fsb0 sature), trigger on **ch38,39** and **41,42**
 - Qinj > 56pC, triggers on **37,38,39** and **41,42**
 - 100pC, triggers on ch **34,35,36,37,38,39** and ch **41,42,43,44,45,46**







- **FSB1 (50f,100fF,100k,50k and G=144 and Gnmos=1000):**
- **1pC, Vth1=443 => 730mV, trigger for Vth1<445**
 - Qinj=1pC (1V@20dB in 10pF), no trigger on direct neighbors
 - Qinj > 56p, trigger on ch39 and 41
 - 100pC, triggers on ch39 and ch 41
- **FSB2 (50f,100fF,100k,50k and G=144 and Gnmos=0010):**
- **10pC, Vth2=230 => 730mV, trigger for Vth2<233**
 - Qinj=1pC (1V@20dB in 10pF), no trigger on direct neighbors
 - Qinj=100pC, no triggers on neighbours



FSB0 scurves: HR1 /HR2 before and after gain correction *Omega*



Qinj=100fC



Pedestal substracted







SCURVES: FSB0,1,2



- Gain=144 for all channels before correction
- Gain correction performed for each channel on FSB0, not efficient on FSB1 and FSB2 as non uniformity is dominated by non uniformity of NMOS mirrors used to change Gnmos

In GREEN= after gain correction




POWER CONSUMPTION



PA	5.46mA	DAC	0.84mA
3 FSB	12.3mA	BG	1.2mA
SS	9.3mA	vddd	0.67mA
3 Discris	7.3mA	vddd2	0.4mA (=0 if 40MHz OFF)
TOTAL	38mA		



- **Maximum power available:**
 - 10 $\mu\text{W}/\text{ch}$ with 0.5% duty cycle
 - $\Rightarrow 640\mu\text{W}/3.5\text{V}=\mathbf{180 \mu\text{A}}$ for the entire chip
 - **OFF**= Ibias _cell switched off during interbunch
 - SW added in HR2 to switch off all the master Ibias, Vref, V_BG...

Pwr_on_a alone (<i>FSB0 and discr0 ON only</i>)	14.9mA
Pwr_on_dac	1.025mA
Pwr_on_d	0.93mA
ALL ON	17 mA
ALL OFF	<4μA




- **Without SS:**
 - $38-9=29\text{mA}\times 3.3\text{V}\approx 100\text{mW}$
 - **1.5mW/ch**
 - **7.5 $\mu\text{W}/\text{ch}$ with 0.5% duty cycle**

Power pulsing of HR2: « Awake » time





- PWR ON: ILC like (1ms,199ms)
- All decoupling capacitors removed
- PP of the analog part:
 - Input signal synchronised on PWR ON
 - => Awake time= 8 μs
- Power pulsing of the DAC:
 - 25 μs (slew rate limited)



Power On Digital module (POD)



- PowerON start/stop clocks and LVDS receiver bias current to meet power budget.
- LVDS receivers for RazChn/NoTrig and ValEvt ON during PowerOnAnalog (during bunch crossing)
- Clock is started asynchronously, enabled and stopped synchronously (at '0')
- 2 operation modes :
 - Acquisition, Conversion → common to all managed by DAQ
 - Readout → daisy chained managed by StartReadOut and EndReadOut



• **POD successfully tested on testbench**

CONCLUSION

Omega

- HR1 bugs corrected (Mask, memory pointer)
- 0.5% duty cycle pwr pulsing: pwr $< 8\mu\text{W}$ per channel
- Better uniformity between channels before correction: 7%, down to 1.5% (fsb0) after correction (that might be not necessary for RPC)
- Scurves@ 1pC and 10 pC OK, dispersion=5%
- HR2: **operates in full ILC mode** and is suitable for m^2 (No analog output) and production when validated on detectors.
- 400 HR2 are in I2A packaging company (USA) to be packaged in plastic TQFP160.
- Must be TESTED (=characterisation= >30 minutes/chip)
- Power pulsing tested on testbench. To be tested in test beam
- **Datasheet available on <http://omega.in2p3.fr>**




HARDROC2: analog part





HARDROC1

PA



8 bits correct.


Slow Channel




872 SC parameters (default config)

Gain FSB1


1/2, 1/4, 1/8, 1/16
(Default: G=0100)




Discri 0



LATCH 0




Q_Read




trig_0
NOR64_0

Gain FSB2


1/8, 1/16, 1/32, 1/64
(Default: G=0100)



Discri 1



LATCH 1




Encoder




trig_1
NOR64_1


Discri 2



LATCH 2



Q_Read



trig_2
NOR64_2

HR2 in TQFP160

