Progress report on the LPSC-Grenoble contribution in microelectronics (ADC + DAC)

J-Y. Hostachy, J. Bouvier, D. Dzahini, L. Galin-Martel, E. Lagorio, F-E. Rarbi, O. Rossetto, C. Vescovi

Fast Digitizer for CALICE



Why a high speed ADC ?

- Multiplex 32/64 to 1 ADC
- High speed converter:
 - Read all channels faster
 - More "IDLE mode" time => Saving power
 - digital noise source from one ADC



25 MHz, 12 bits, $2V_{pp}$ Pipeline ADC





Tests of the pipeline ADC







Average Power Pulsing Budget



MUX + ADC Power Consumption per channel = $((P_{ADC}+P_{MUX}) \times T_{TC})/200 \text{ms}/64 \text{ch}$

141nW/channel





J-Y. Hostachy et al., LPSC-Grenoble



Fine results **but an integrated filter is needed** to generate a DC signal

<u>This is not trivial</u>, this is why we consider another architecture ${}^{"}C_{2}C"$





12 bit 4 MHz DAC for calibration (Segmented arrays of switched capacitors)



12 bits with INL = +/- 0.4 LSB



This 12 bits is the basis to go forward to a 14 and 16 bit version.

J-Y. Hostachy et al., LPSC-Grenoble