

Omega

HARDROC2: First measurements





Orsay MicroElectronic Group Associated

HARDROC2

Omega

- Hardroc2 submission: mid june 08,
- Delivered end of october 08: 6 packaged chips, 440 naked dies
- Package: QFP160 1single row of pads




**Ceramic: 4.3 mm
Plastic (Thin QFP): 1.4 mm**

HARDROC2: HARDROC1 +modifs



Omega

- **Dynamic range extension**
 - Gain correct.: **8 bits** instead of 6: G=0 to 255 (analog G=0 to 2)
 - **3 shapers, different R_f, C_f and gains:**
 - Fsb1, G= $\frac{1}{2}, \frac{1}{4}, \frac{1}{8}, \frac{1}{16}$
 - Fsb2, G= $\frac{1}{8}, \frac{1}{16}, \frac{1}{32}, \frac{1}{64}$
 - **3 thresholds** ($=>$ 3 DACs):
 - 10 fC, 100fC, 1pC (megas)
 - 100fC, 1pC, 10pC (GRPC)
- **Correction** of the minor **bugs** of HR1: MASK, memory pointer (dummy frame)
- **872 SC registers**, default config
- **Power pulsing:**
 - Bandgap (redesigned) + ref Voltages + master I: power pulsed
 - POD module (power budget)



SC/Read pb

- To spare output PADS and to avoid parasitics on the SC registers, SELEC + switch to deliver:
 - sr_sc, clk_sc, rstb_sc
 - sr_read, clk_read, rstb_read
 - Pb=digital sw and reset active low => reset of the SC registers when SELEC switched on the read register
- Read register not essential but usefull for debug and characterisation => Focused Ion Beam on 2 packaged chips to be able to use the Read register
- SC loading:
 - 872 SC parameters
 - Vddd=4V necessary to load some SC config



POWER CONSUMPTION

Omega

HR2	ON
Vdd_pa	5.5mA
Vdd_fsbx3	12.3 mA
Vdd_d0,1,2	7.3 mA
Vddd	0.67 mA
vddd2	0.4mA (=0 if 40MHz OFF)
Vdd_dac	0.84 mA
Vdd_bandgap	1.2 mA
Total (noPP)	29 mA
Total with 0.5% PP	145 μ A

HR1	ON	OFF
Vdd_pa	5.8 mA	5.6 μ A
Vdd_fsb	4.9 mA	65 μ A
Vdd_d0	2.8 mA	78 μ A
Vdd_d1	2.7 mA	0
Vddd+ vddd2	3mA	250 μ A + 0 (Clk OFF)
Vdd_dac	0.77 mA	218 μ A
Vdd_bandgap	5.05 mA	2.73 mA
Total (noPP)	25.3 mA	3.2mA
Total with 0.5% PP	125 μ A	0 hopefully



HR2:

Pwr_on_a alone	14.9mA
Pwr_on_dac	1.025mA
Pwr_on_d	0.93mA
ALL ON (default config)	17 mA
ALL OFF	<4 μ A

- **OFF= Ibias _cell switched off during interbunch**
- **HR1:a few forgotten switches (Bandgap, some reference voltages not power pulsed)**
- HR2: switches added:
 - **ALL OFF => 0**
 - **5.5 μ W/ch with 0.5% duty cycle**

Power On Digital:

- PowerON start/stop clocks and LVDS receiver bias current to meet power budget.
- LVDS receivers for RazChn/NoTrig and ValEvt ON during PowerOnAnalog (during bunch crossing)
- Clock is started asynchronously, enabled and stopped synchronously (at '0')
- 2 operation modes :
 - Acquisition, Conversion → common to all managed by DAQ
 - Readout → daisy chained managed by StartReadOut and EndReadOut



• POD successfully tested on testbench

3 10bit-DACs




Omega

- **DAC0: fine=> -1.1mV/UDAC**

– Vmax	Vmin	std
– 2.3268	1.9966	0.09

- **DAC0: coarse => -2.21mV/UDAC**

– Vmax	Vmin	std
– 2.3271	1.66379	0.192



- **DAC1: coarse => -2.06mV/UDAC**

- **DAC2: coarse => -2.12mV/UDAC**


DC FSB0 vs G

Omega

- **FSB0, 150fF, R ∞ ,**


- **G=0**

	DC Max	DC Min	DC std	DC Mean
-	2.140485	2.134762	0.001429	2.137008



- **G=64:**

	DC Max	DC Min	DC std	DC Mean
-	2.140636	2.134892	0.001437	2.13714



- **G=128**

	DC Max	DC Min	DC std	DC Mean
-	2.140474	2.134783	0.001429	2.136988


- **G=256:**

	DC Max	DC Min	DC std	DC Mean
-	2.140275	2.134576	0.001440	2.136798

<>dc fsb: Independant of G


<>=2.14V = pedestal equiv. to DAC0 (coarse) \approx 90

G=0	pedestal= 85 \pm 2 (peak to peak)
G=128	pedestal= 88 \pm 2 (noise envelop)
G=256	pedestal= 92 \pm 2






NMOS MIRRORS GAIN of FSB1 and FSB2

Omega





FSB1: default NMOS G_nmos= 0100 ie 1/4 of FSB0

*FSB2: default NMOS G_nmos= 0100 ie 1/8 * 1/2=1/16 of FSB0*



Waveforms and Xtk: scope measurements



Omega



Analog Xtk < 1%

8bit PMOS MIRRORS: linearity measurement


Omega



- Allows accomodating the gain according to the detector choice
- PMOS gain: 8 bits/channel
 - Binary $G_b = 0$ to 255
 - Analog $G = 0$ to 2
- Current mirrors mismatch between channels (small size transistors to optimise the speed): layout redone in HR2 to improve the uniformity

FSB0 scurves: HR1 /HR2 before and after gain correction

Omega




HR2 status, Hambourg 12 dec 08, NSM


SCURVES: FSB0,1,2

Omega

- Gain=144 ($G_a=1.125$) for all channels before correction
- Gain correction for each channel on FSB0
- **FSB0, $C_f=100f$ and $R_f=100K$ ON ($C_{f_{eq}}=120fF$, $R_{f_{eq}}=50K$), $Q_{inj}=100fC$**
- **FSB1, all R_f , C_f on ($R_{f_{eq}}=25K$, $C_{f_{eq}}=170fF$), $G_{nmos}=1000$, $1pC$**



- **FSB2, $Q_{inj}=1pC$, $C_f=100f$ ($R_{f_{eq}}=100K$, $C_{f_{eq}}=120fF$), $G_{nmos}=1000$, $G=144$**
- **FSB2, $Q_{inj}=10pC$ (C_{inj}), all swi ON ($C_{f_{eq}}=170fF$, $R_{f_{eq}}=25K$, $G_{nmos}=0010$, $G=144$)**







SCURVES: FSB0,1,2

Omega

- Gain=144 for all channels before correction
- Gain correction performed for each channel on FSB0, not efficient on FSB1 and FSB2 as non uniformity is dominated by non uniformity of NMOS mirrors used to change Gmhos

In GREEN= after gain correction



CONCLUSION

Omega

- HR1 bugs corrected:
 - Mask, pointer
 - Idle mode: pwr <15 μ W for the 64 channels ASIC
 - Better uniformity between channels before correction: 5%, down to 1.5% (fsb0) after correction
 - Scurves@ 1pC and 10 pC OK, dispersion=5%
- HR2: suitable for m² (No analog output)
- 400 HR2 to be packaged in plastic TQFP160 (I2A in USA) and TESTED (= characterisation=>30minutes/chip)
- Power pulsing to be tested (on testbench AND in test beam)

ANNEX

Omega



HARDROC2: analog part

Omega

