

# Status of the Data Concentrator Card and the rest of the DAQ


**Vincent Boudry**  
**Franck Gastaldi**  
**Antoine Matthieu**  
**David Decotigny**

***DHCAL meeting***

***20 jan. 2009***  
**LLR**



# EUDET DAQ2 for the DHCAL



- LDA-DIF on HDMI (Config, Control, Clock, Data, Sync)
- Clock & Sync on HDMI (compatible LDA-DIF)
- Optique GigE
- ⋯ Debug USB

# The 1 m<sup>2</sup> electronics (quick status)

## **DIF** Julie Prast & Guillaume Vouters


- 10-layer board (6 for signals) designed and prototype produced
- FirmWare & SoftWare operationnal and **tested in beam** (with 4 HR  $\mu$ Megas card)

## **ASUs**

- RPC: 50 $\times$ 33.3 cm<sup>2</sup> (24 HR) boards produced & tested
- $\mu$ MeGas 32 $\times$ 8 cm<sup>2</sup> 4 HR produced and tested
- HR1 ASICs used

USB

HDMI




$\mu$ MeGas Test board

"RPC" ASU

$\mu$ MeGas + 4 HR ASU + DIF TB *data available*  
 $\Rightarrow$  not yet analysed

# EUDET DAQ2 for the DHCAL



# Carte DCC


- Pre-proto (proto-0)
  - 4 DIFs connections
  - Implantation et tests du code VHDL
- Based on a XILINX evaluation board:
  - 128 Mbits SDRAM
  - Daughter board:
    - HDMI connecteurs
    - USB blocs
- **Développements:**
  - Marc Kelly (U. Man) : blocs Ser-Des, coding 8b/10b
  - USB blocs (Clément Jauffret)
  - Original VHDL blocs:
    - Memory controller, commands, buffers (FIFO),.....)

## Goals

- Transparency on the path DIF-LDA
- Optimization of flux
- Low cost

Franck Gastaldi  
Antoine Matthieu





Daughter board

DIF Side

LVDS Signals (TX & RX)


USB part

LDA Side


MEMORY

# DCC prototype data flux

Modified from Matthias





# DCC Proto-1





# Planning DCC

- January 09:
  - Finalisation of Schematic and routing of PCB
    - equal length of lines
    - inversion of diff lines
- January- April 09
  - Fabrication of prototype
  - Test bench mounting
  - Validation & integration of VHDL blocs
- Mai – June 09 (estimation)
  - Production of boards for the m<sup>3</sup>





- Looping DCC-DIF / DCC-LDA
- Connection with the DIF (code on DIF: started)

# DAQ2 Hardware: status of 12/12/08

<http://ilcagenda.linearcollider.org/conferenceDisplay.py?confId=3196>

- Components:
  - ▶ 1 Proto-DIF ✓, ECAL DIF (5 protos) ✓
    - Integration code LDA-DIF on going
  - ▶ 1 LDA (HW ✓, FW ongoing)
  - ▶ 1 CCC ✓ (2 cards avail., 8 more in prod)
  - ▶ 1 ODR v2 + 1 PC DAQ ✓ (mid feb.)
  - ▶ 1 proto DCC (march) or proto-0
- HW and protocols: on-going → March ?
- Mars 09 → Jun 09
  - DAQ code DOOCS
  - Integration for a m<sup>3</sup>
    - Config Database (calib)
    - Slow Control, Event Display
    - Raw online analysis
    - SLCIO data writing




# DAQ2 FW components

- DIF code (Many)
  - ▶ integration of DIF-LDA module
- LDA code (M. Kelly)
  - ▶ Ethernet OK
  - ▶ DIF code OK
  - ▶ Middle part on-going

## DIFs Commands/Protocole:

- User Manual being written
  - ▶ See M. Reinecke presentation
  - ▶ fast commands
    - sync, start/stop ACQ, trigger, reset BCID
    - specific commands for CALOs and DCC
  - ▶ Slow commands and Data transfer
    - power, reset, modes (sleep/idle), power pulsing
- Data format → LDA ~fixed
- DIF code sharing can start...
- Addressing still needs clarification


# Command Interface - Structure



- DIF clock (from LDA): 100MHz (40-120MHz).
- Standard data transfer: 8b/10b channel-coding.
- Trigger/RAMFull: uncoded.

USB interface emulates LDA interface (clock-source: free of choice).

# DAQ2 SW components: DOOCs






# DAQ SW components: DOOCS

- Drivers: ODR ✓ vers 2 ongoing
  - Used to test an emulated LDA
  - LDA, DIF, DCC: **not yet**
  - CCC: just started with HW
- Prototype DB for cards (LDA, DCC, DIF, ASICs) parameters (Valeria Bartsch)

## Current status of database

- Choice of database: MySQL;
- Entity diagrams has been made;
- Use cases has been made and evaluated;
- database is populated with mockup data;
- C++ connector wrapped by MySQL++ to be built in DOOCS framework.

*Optional solution!*




DOOCS DAQ running with ODR  
• no state machine yet

# DAQ2 SW To do's & Timeline



## Some essentials

- The components are not integrated in software,
  - LDA / DIF / ASICs
  - Full chain will be available ~Jan/2009.
- No event building & LCIO converting
  - Data are saved to local disk in raw format;
  - Just provide interfaces in the framework;
  - More flexible way to leave them free for sub-detector groups to develop.



# DAQ2 test benches

- Meeting 12/12/2008 in DESY: needs of various groups
- 1<sup>st</sup> bench in UK: being build
- 1 bench in LLR:
  - ▶ DAQ PC + ODRv2 mid-February D. Decotigny
    - now: PC + DCC pre-proto
  - ▶ test with USB connection on DCC, Debug DIF → for cosmic test
    - scripting (python ?)
  - ▶ integration of all DOOCS components
    - LCIO data writing
    - Event display
    - Database integration with LCDB (MySQL based)
    - Slow Control

REM: knowledge passing ASAP

# Summary

- All HW component for the DAQ are now available
  - ▶ some need extra prod (LDA, CCC)
  - ▶ DCC is advancing well according to planning
    - test prod this month (3 wks)
- FW: on-going everywhere
  - ▶ DHCAL DIF OK for USB but needs integration of DIF-LDA blocks
  - ▶ Effort of DIF Task force to write modular code on-going
  - ▶ LDA & DCC in intensive development
  - ▶ Protocol definition crystallising
- SW: Almost full skeleton working
  - ▶ integration of HW started
  - ▶ needs implementation in a real test bench with real objects (in part. ASICs) → @ UCL and LLR soon
- Good hope for full working system at end of spring