### **Design issues for IP intra-train feedback**

#### **Philip Burrows**

John Adams Institute

**Oxford University** 

# Outline

- General considerations for intra-train feedback system
- ILC RDR layout (comment on simulations)
- Engineering integration issues
- Prototype hardware (FONT systems)
- Summary

### IP intra-train feedback system - concept



#### **FONT – Feedback On Nanosecond Timescales**

(Oxford, Valencia, CERN, DESY, KEK, SLAC)

**Philip Burrows** 

ALCPG09, Albuquerque 2/10/09

# **General considerations (1)**

#### **1. IP position feedback:**

hardware located near IP kicker at 90 degrees w.r.t. IP

#### 2. IP angle feedback:

hardware ideally located near IP kicker in phase w.r.t. IP

#### 3. Additional possibilities:

(bunch-by-bunch) luminosity scan system (from BEAMCAL) information from alignment systems (eg. QD0 etc.) 'feed-forward' information from upstream in machine (eg. DR)

**Philip Burrows** 

. . .

# **General considerations (2)**

#### Time structure of bunch train:

ILC (500 GeV):	с. З	3000	bunches	W. C.	300 ns	separation
CLIC (3 TeV):	с. З	300	bunches	w. c.	0.5 ns	separation

#### **Feedback latency:**

ILC: O(100ns) latency budget allows digital approach CLIC: O(10ns) latency requires analogue approach

Recall speed of light: c = 30 cm / ns:

FB hardware should be close to IP (especially for CLIC!)

# **IP position feedback latency**

Designed for (bunch-by-bunch) position correction of beams at IP

Latency:

- **1.** Beam flight time IP  $\rightarrow$  BPM
- 2. Signal processing, FB calculation
- 3. Amplifier + kicker response time
- 4. Cable delays
- 5. Beam flight time kicker  $\rightarrow$  IP



**Philip Burrows** 



- BPM or kicker further from IP
  - → longer beam flight distance
  - → increase latency (3ns per metre)
- Electronics further from beamline
  - $\rightarrow$  longer cable runs
  - → increase latency (4-5ns per metre)
- FB system electronics latency

# **ILC RDR Design (schematic)**

- IP position feedback: provide IP beam position correction at +- 50 sigma\_y level i.e. +- 300 nm of vertical beam motion at IP
- 2. IP angle feedback: hardware located few 100 metres upstream conceptually very similar to position FB, (arguably) less critical
- 3. Bunch-by-bunch luminosity signal (from BEAMCAL)

'special' systems requiring dedicated hardware + data links

### IP intra-train FB performance (White)



### IP intra-train FB performance (White)



### IP intra-train FB performance (Lopez)



**Philip Buri** 

Bunch #

*2/10/09* 

### IP intra-train FB performance (Lopez)



**Philip Buri** 

Bunch #

*2/10/09* 

### **IP feedback engineering considerations**

System component locations + specs listed in ILC RDR

#### Final Doublet Region (SiD for illustration) - Oriunno



**Philip Burrows** 

Opening m on the beam

ALCPG09, Albuquerque 2/10/09

#### Final Doublet Region (SiD for illustration) - Oriunno



### **IP feedback engineering considerations**

System component locations + specs listed in ILC RDR

No detailed engineering work done in terms of: actual designs of BPM and kicker integration into beamline design

However, components are envisaged to be 'standard':Stripline BPM c. 10-20cm long(ATF: 12.5cm)Stripline kicker c. 30-60cm long(ATF ~ 30cm)Stripline radius c. 1-2cm(ATF ~ 1cm)

Probably want to customise designs to fit into tight beamline environment

# **BPM engineering issues**



- Connections to BEAMCAL, QD0 cryostat?
- Bellows, at both ends?
- Shorten pickoffs?
- Electronics off to side and shielded?
- Define cable runs: door opening, push-pull?

#### Final Doublet Region (SiD for illustration) - Oriunno



# **Kicker engineering issues**



**Real-estate more generous** 

- Does warm section move with detector in push-pull?
- Amplifier detector-side or machine-side of break?
- Flanges, bellows, at both ends?
- Shorten pickoffs?

# **Amplifier engineering issues**



**FONT4** amplifier performance:

Kicker 30cm long, 2cm aperture, 1kW drive

100 nrad deflection (250 GeV beam)

lever arm 4m +- 400 nm at IP ( > 50 sigma\_y)

Kick ~ I, 1/r, sqrt(P), 1/p ...

ALCPG09, Albuquerque 2/10/09

#### **Feedback Instrumentation & Vacuum Design**

#### (Malyshev, Oriunno)



# Summary of engineering issues

Several prototype intra-train feedbacks developed by FONT – see next

- Detailed mechanical/integration engineering needs to be done for ILC and more work on conceptual design for CLIC
- Radiation environment for BPM electronics, feedback electronics, kicker amplifier:

radiation tolerance, locations, shielding ...

EM interference:

Pickup on BPM or kicker Broadcast RF (eg. to detector!) Ground loops

Interface to BEAMCAL for luminosity scan system

**Philip Burrows** 

# ILC feedback prototype status

# FONT4 ILC prototype at KEK/ATF



**Philip Burrows** 

# FONT4 ILC prototype at KEK/ATF



#### **Philip Burrows**

#### ALCPG09, Albuquerque 2/10/09



FONT4 basic operation demonstrated in 2008 running:

beam feedback along single axis (y) with few micron resolution



**Philip Burrows** 

# **FONT operations in 2009**

 FONT4 installation was dismantled when ATF extraction line was reconfigured late 2008

# ATF2 FB system



- 3 stripline BPMs + fast analogue front-end electronics
- 9-channel digital FB processor

# **ATF2 FB system**



- 3 stripline BPMs + fast analogue front-end electronics
- 9-channel digital FB processor

# **ATF2 FB system**



- 3 stripline BPMs + fast analogue front-end electronics
- 9-channel digital FB processor

# **FONT operations in 2009**

- FONT4 installation was dismantled when ATF extraction line was reconfigured late 2008
- 3 new BPMs and 2 new kickers installed in new ATF2 extraction line week of February 9

# **New FONT ATF2 hardware**





#### **Philip Burrows**

# **FONT operations in 2009**

- FONT4 installation was dismantled when ATF extraction line was reconfigured late 2008
- 3 new BPMs and 2 new kickers installed in new ATF2 extraction line week of February 9
- Main aims:
  - 1) commission new BPMs and kickers (digital DAQ)
  - 2) work on improved resolution  $\rightarrow$  1 um level
  - 3) understand beam dynamics in FONT region
- Much commissioning work done parasitically now have FONT 'standalone' hardware
- We typically requested 1 shift per week March May, and took a total of 5 or 6 shifts

# **Example: BPM calibrations**



Philip Bu

# **Example: kicker calibration**

![](_page_34_Figure_1.jpeg)

# **Example: resolution vs. bunch Q**

![](_page_35_Figure_1.jpeg)

**Philip Burrows** 

ALCPG09, Albuquerque 2/10/09

# FONT plans for rest of 2009

- New FONT5 9-channel FB/FF board (y, y') has been assembled: bench tests in Oxford now ready for beam tests November
- New FONT BPM movers built by Valencia: 1<sup>st</sup> ready for installation (early October) – can be commissioned without beam

# **Valencia Mover**

![](_page_37_Picture_1.jpeg)

# FONT plans for rest of 2009

- New FONT5 9-channel FB/FF board (y, y') has been assembled: bench tests in Oxford now ready for beam tests November
- New FONT BPM movers built by Valencia: 1<sup>st</sup> ready for installation (early October) – can be commissioned without beam
- Replace the LO-based BPM processor with a 'baseband' scheme: preliminary design; first tests late 2009 / early 2010
- Commission 3-bunch train mode

![](_page_39_Picture_0.jpeg)

## **BPM processor**

![](_page_40_Figure_1.jpeg)

![](_page_40_Picture_2.jpeg)

![](_page_40_Picture_3.jpeg)

![](_page_40_Picture_4.jpeg)

2007

**Philip Burrows** 

ALCPG09, Albuquerque 2/10/09

## **Digital Feedback Board**

![](_page_41_Figure_1.jpeg)

# **Kicker driver amplifier**

Specifications:

- +- 15A (kicker terminated with 50 Ohm)
- +- 30A (kicker shorted at far end)
- 35ns risetime (to 90%)
- pulse length 10 us (specified for 20-60 bunches)
- repetition rate 10 Hz

Outline design done in Oxford Order placed with TMD Technologies Sept 06 Two prototype units delivered Dec 06 Tested numerous times with beam in 2007 and 2008

![](_page_42_Picture_8.jpeg)

## Latency estimate

•	Time of flight kicker – BPM:	4ns
٠	Signal return time BPM – kicker:	10ns
	Irreducible latency:	14ns
•	BPM processor:	10ns
٠	ADC/DAC (3.5 89 MHz cycles)	<b>40ns</b>
•	Signal processing (9 357 MHz cycle	s) 28ns
٠	FPGA i/o	3ns
٠	Amplifier	35ns
٠	Kicker fill time	3ns
	Electronics latency:	119ns
•	Total latency budget:	133ns

ALCPG09, Albuquerque 2/10/09

### **FONT4 beamline section**

![](_page_44_Figure_1.jpeg)

## **Example (1) of Results**

![](_page_45_Figure_1.jpeg)

![](_page_45_Figure_2.jpeg)

![](_page_45_Figure_3.jpeg)

## **Example (2) of Results**

![](_page_46_Figure_1.jpeg)

## **Example (3) of Results**

![](_page_47_Figure_1.jpeg)

## **Example (3) of Results**

![](_page_48_Figure_1.jpeg)

### Latency measurement

![](_page_49_Figure_1.jpeg)

### **CLIC feedback prototype status**

### **FONT Prototype Analogue Feedback Systems**

• NLCTA: 65 MeV beam, 170ns train, 87ps bunch spacing

FONT1 (2001-2): First demonstration of closed-loop FB: latency 67ns 10/1 beam position correction

FONT2 (2003-4):

Improved demonstration of FB: latency 54ns

real time charge normalisation with logarithmic amplifiers beam flattener to straighten train profile solid-state amplifier

• ATF: 1.3 GeV beam, 56ns train, 2.8ns bunch spacing

FONT3 (2004-5): Ultra-fast demonstration of FB: latency 23 ns 3 stripline BPMs high-power solid-state amplifier

**Philip Burrows** 

ALCPG09, Albuquerque 2/10/09

#### FONT2 beamline installation at SLAC NLCTA (65 MeV 170ns-long train @ 87ns spacing)

![](_page_52_Picture_1.jpeg)

#### **FONT2 results: feedback BPM**

![](_page_53_Figure_1.jpeg)

**Philip Burrows** 

ALCPG09, Albuquerque 2/10/09

### FONT3

#### ATF: 1.3 GeV beam, 56ns-long train @ 2.8ns spacing

![](_page_54_Figure_2.jpeg)

# **FONT3: latency budget**

•	Time of flight kicker – BPM:	4ns
•	Signal return time BPM – kicker:	6ns
	Irreducible latency:	10ns
•	BPM processor:	5ns
•	Amplifier + FB:	5ns
	Electronics latency:	10ns

Total latency budget: 20ns

Allows 56/20 = 2.8 periods during bunchtrain

### **FONT3: Beamline Installation**

![](_page_56_Picture_1.jpeg)

/10/09

#### FONT3: Results (June 3 2005) 40 pulses per position setting

![](_page_57_Figure_1.jpeg)

#### FONT3: Results (June 3 2005): Delay-loop feedback w. latency 23 ns

![](_page_58_Figure_1.jpeg)

#### FONT1,2,3: Summary

![](_page_59_Figure_1.jpeg)