



# DEPFET technology for the ILC: Achievements, latest results and future plans

*Carlos Mariñas*

*On behalf of the DEPFET Collaboration  
([www.depfet.org](http://www.depfet.org))*



Universität Karlsruhe (TH)  
Research University - founded 1825



The Henryk Niewodniczański  
Institute of Nuclear Physics  
Polish Academy of Sciences



**IFIC**  
INSTITUT DE FÍSICA  
CORPUSCULAR



UNIVERSITAT DE BARCELONA



Universitat Ramon Llull



JUSTUS-LIEBIG-  
UNIVERSITÄT  
GIESSEN


**USC**  
UNIVERSIDADE  
DE SANTIAGO  
DE COMPOSTELA



GEORG-AUGUST-UNIVERSITÄT  
GÖTTINGEN



universitätbonn





- DEPFET Collaboration

- ❖ DEPFET is not only a technology but a Collaboration

- University of Barcelona
- IFJ PAN, Krakow
- Ramon Llull University
- MPI Munich
- Bonn University
- Charles University, Prague
- Heidelberg University
- IGFAE, Santiago de Compostela University
- Goettingen University
- IFIC, CSIC-UVEG, Valencia
- Karlsruhe University
- University of Giessen

[www.depfe.org](http://www.depfe.org)





## ● Outline

- What is a DEPFET?
- Elements. What's new?
- Thinning, irradiation, bonding...
- Test Beam campaigns 2008 and 2009
- Connection ILC - Belle-II
- Summary and Conclusions


## ● DEPFET – DEpleted P-channel Field Effect Transistor



- Each pixel is a p-channel FET on a completely depleted bulk (sideward depletion). Charge is collected by drift
- A deep n-implant creates a potential minimum for electrons under the gate (internal gate)

- Signal electrons accumulate in the internal gate and modulate the transistor current ( $g_q \approx 600\text{pA/e}^-$ )
- Accumulated charge can be removed by a clear contact

- Internal amplification
- Low power consumption: Readout on demand (Sensitive all the time, even in OFF state)



## GOAL

- Small pixel size  $\sim 25\mu\text{m}$
- r/o per row  $\sim 50\text{ns}$  (20MHz) (drain)  $\rightarrow$  Fully depleted bulk
- Noise  $\approx 40\text{e}^-$  at high bandwidth  $\rightarrow$  Small capacitance and first in-pixel amplification
- Thin Detectors  $\approx 50\mu\text{m}$



- ILC S3b prototype system

- Hybrid Board

- DEPFET 64x256 matrix
    - Readout chip (CURO)
    - Steering chips (Switchers)


- S3b Readout Board

- ADCs → Digitization
    - FPGA → Chip config. and synchronization during DAQ
    - RAM → Data storage
    - USB 2.0 board → PC comm.





- Hybrid board



- DEPFET Matrix

- 64x256 pixels
- Several pixel sizes, implants, geometries



- Switchers:

- Steering chips
- Gate: Select row
- Clear: Clear signal

- CURO:

- 128 channels
- Current Read Out
- Subtraction of  $I_{ped}$  from  $I_{ped} + I_{sig}$

## ● Operation mode: Row wise readout



### Row wise r/o (Rolling Shutter)


- Select row with external gate, read current, clear DEPFET, read current again  
→ The difference is the signal
- Low power consumption: Only one row active at a time; Readout on demand (Sensitive all the time, even in OFF state)
- Two different auxiliary chips needed (Switchers)
- Limited frame rate

Enable row – Read current ( $I_{sig} + I_{ped}$ )  
– Clear – Read current ( $I_{ped}$ ), Subtract  
– Move to next row


- The next steps....




✓ steering chips Swticher




✓ sensor development




✓ thinning technology




✓ radiation tolerance




✓ n/o chips



✓ Simulation



✓ beam test




See DEPFET Backup Document  
at [www.depfeat.org](http://www.depfeat.org)


Many years of R&D for the ILC VXD (see review fall 2007)

→The DEPFET is ready to be used in precision vertex detectors

## ● A new r/o chip – DCD (Drain Current Digitizer)




Test chip DCD2: 6X12 channels



- Improved input cascode (regulated) and current memory cells
- Integrated 8bit current based ADC per channel
- Designed for 40 pF load at the input (5cm Drain line)
- Layout for bump bonding, radiation hard design
- Power consumption per channel 2.0 mW (Analog) + 0.8 mW (Digital)
- Digital hit processing done with second digital chip (DHP)




## ● Thinning technology



b) Wafer bonding and grinding/polishing of top wafer. Thin sensor side to desired thickness

### Implants like DEPFET config.



unstructured n+ on top  
structured p+ in bond region

- Sensor wafer: high resistivity d=150mm wafer.
- Bonded on low resistivity "handle" wafer".
- 50  $\mu\text{m}$  thickness produced
- Rigid frame for handling and mechanical stiffness

c) Process DEPFET on top side →  
passivation



open backside passivation







d) Anisotropic deep etching opens "windows" in handle wafer. Structure resist, etch backside up to oxide/implant




### **Mature technique (~7 years old):**

- ILC:
  - ✓ Mechanical samples
- sLHC
  - ✓ Thin (75 and 150  $\mu\text{m}$ ) ATLAS pixel sensors
- Tested on diodes with excellent results (low leakage current maintained after thinning)




## ● Thinning : mechanical samples




## ● Baseline: Gold Stud Bump Bonding



- Capillary presses ball onto Al-bondpad and forms bump
- Ultrasonic to get Au-Al interconnection
- Weakening of wire for break point near the bump
- Pull up capillary, clamp and rip off wire to get tail for next flame-off








DCD dummy chip and substrate  
224 pads



DEPFET array of bumps - Realistic approach.

## ● Baseline: Gold Stud Bump Bonding





## ● Irradiations

- ✓ Non ionizing Energy Loss (NIEL)
  - Leakage current increase -> shot noise
  - Trapping not critical
- ✓ Ionizing radiation – Total Ionizing dose (TID)
  - 2 MOS gates (Gate, Clear Gate) susceptible to be damaged
  - Fixed oxide positive charge ->  $\Delta V_T$
  - Interface trap density
    - Reduced mobility ( $g_m$ )
    - Higher 1/f noise

$$ENC = \sqrt{\alpha \frac{8kTg_m}{3g_q^2} \frac{1}{\tau} + 2\pi a_f C_{tot}^2 + qI_{Leak}\tau}$$

Therm. noise


1/f

$I_L$

Unirradiated:

$\tau=10\mu\text{s}$   $T=RT$

$ENC_{noi} = 2.1e^{-200}$



4 MRad X-Ray

$\tau=10\mu\text{s}$   $T=RT$

$ENC_{noi} = 4.6e^{-200}$

- DEPFET will work well for ILC doses







- The latest DEPFET Generation 'PXD5'

- Longer matrices (256x64 pixels)



- New DEPFET variants:

- ✓ Very small pixels ( $20\mu\text{m} \times 20\mu\text{m}$ )
- ✓ Capacitively Coupled Clear Gate (C3G) → New step forward in gain
- ✓ Shorter Gate lengths → Increased internal amplification  $g_q$ , ( $6\mu\text{m}$  in PXD4;  $5\mu\text{m}$  in PXD5 → Factor 2 better expected)

→ **Test Beam 2009 at CERN**



## ● Test Beam setup



### Telescope:

- 5 DEPFET planes
- $32 \times 24 \mu\text{m}^2$
- CCG
- $450 \mu\text{m}$  thick

**Trigger Synchronization**  
via TLU (Trigger Logic Unit)

### DUT:


- 1 DEPFET modules
- Various pixel sizes, gate lengths, Clear mechanisms
- $450 \mu\text{m}$  thick

### Scintillators:

- 1 Big "Beam finder"
- 1 Finger "Beam alignment"
- Triggering


All the modules electrically precharacterized using gamma sources and lasers

- Test Beam set-up 2009



- ✓ Complete measurement programme in the H6 (SPS) line at CERN during 2008 and 2009 campaigns.
- ✓ EUDET DUT

## ● Test Beam set-up 2009





- Dedicated DEPFET Power Supplies, one per module
- The complex powering scheme is software controlled  
→ Plug-and-play telescope



- TB 2008 and 2009 results



Gain map: Deviation from average seed signal



- 64x128, 24x24  $\mu\text{m}^2$  Common Cleargate (TB2008)  
MPV=1715 ADC counts  
 $g_q=363\text{pA/e}^-$
- 64x256, 32x24  $\mu\text{m}^2$  Capacitative Coupled Cleargate (TB2009)  
MPV~2400 ADC counts  
 $g_q\sim500\text{pA/e}^-$
- 64x256, 20x20  $\mu\text{m}^2$  Common Cleargate, Length<sub>Gate</sub>=5μm (TB2009)  
MPV~3100 ADC counts  
 $g_q\sim650\text{pA/e}^-$  (2x previous  $g_q$ , as expected)

- TB 2008: Resolution



We cannot ignore multiple scattering (even at 120 GeV) or telescope resolution. DUT resolution measurement obtained by plugging in a theoretical expectation for the Multiple Scattering (either by simulating the setup in GEANT4) and error from tracking fit (P. Kvasnicka).


Module #	0	1	2	3	4	5
X Residual ( $\mu\text{m}$ )	2.9	2.2	2.3	2.0	3.1	3.4
Y Residual ( $\mu\text{m}$ )	2.3	1.7	1.7	1.7	2.2	2.6
X Resolution ( $\mu\text{m}$ )	2.1	1.6	1.9	1.3	2.6	2.4
Y Resolution ( $\mu\text{m}$ )	1.5	1.3	1.2	1.2	1.8	1.7

120 GeV pions, perpendicular incidence,  $32 \times 24 \mu\text{m}^2$  telescope +  $24 \times 24 \mu\text{m}^2$  DUT (3)

Energy scan is a useful cross-check to disentangle intrinsic resolution-MS correctly.

- Belle-II - Super-B Factory at KEK

(Masa Yamauchi, Spring 2008)



## KEKB Upgrade Plan


[Super-B Factory at KEK](#)

~2012

- Asymmetric energy  $e^+e^-$  collider at  $E_{CM}=m(\Upsilon(4S))$  to be realized by upgrading the existing KEKB collider.

~202X

- Initial target:  $10 \times$  higher luminosity  $\cong 2 \times 10^{35}/\text{cm}^2/\text{sec}$   
 $\rightarrow 2 \times 10^9 BB$  and  $\tau^+\tau^-$  per yr.
- Final goal:  $L=8 \times 10^{35}/\text{cm}^2/\text{sec}$  and  $\int L dt = 50 \text{ ab}^{-1}$



Belle-II PXD group has decided on DEPFET as baseline



## ● From ILC to Belle-II

- Belle-II is more challenging rather than ILC in some points

	<b>ILC</b>	<b>Belle-II</b>
<b>Occupancy</b>	0.13 hits/mm <sup>2</sup> /s	0.4 hits/mm <sup>2</sup> /s
<b>Radiation</b>	< 100 krad/year	> 1 Mrad/year
<b>Duty cycle</b>	1/200	1
<b>Frame time</b>	25-100 $\mu$ s	10 $\mu$ s
<b>Momentum range</b>	All momenta	Low momentum (< 1 GeV)
<b>Acceptance</b>	6 $^{\circ}$ -174 $^{\circ}$	17 $^{\circ}$ -150 $^{\circ}$


- ILC

- Excellent single point resolution (3-5  $\mu$ m) → Small pixel size 25 $\mu$ m<sup>2</sup>
- Low material budget (0.12%  $X_0$ /layer)


- Belle II

- Modest spatial resolution (10 $\mu$ m) → Moderate pixel size (50 x 75  $\mu$ m<sup>2</sup>)
- Few 100 MeV momenta → Lowest possible material budget (0.15%  $X_0$ /layer)

## ● The half ILC/Belle-II module



## Belle-II PXD






### Important numbers for the baseline layout:

- Four-fold read out : Frame rate 100 kHz, 80ns/row
- Sensitive region :  $1.25 \times 7.5 \text{ cm}^2$  (L1),  $1.25 \times 11.7 \text{ cm}^2$  (L2)
- Material budget :  $0.15\% X_0$  (incl. frame, chips, bumps)
- Power/module : DEPFETs  $\sim 0.5 \text{ W}$  half module  
Switcher  $\sim 0.1 \text{ W}$   
DCD  $\sim 5 \text{ W}$  on each ladder end  
DHP  $\sim 2 \text{ W}$  on each ladder end



## Belle-II PXD

- 2 thin pixel layers at 1.3 cm and 2.2 cm (subject to optimization)
- 4 layers with double sided Si-strip detectors
- Angular coverage  $17^\circ < \theta < 150^\circ$ , slanted at the end



## ● Conclusions





- ✓ The DEPFET Collaboration is developing pixel sensors with integrated amplification.
  - Good spatial resolution, low material budget and low power consumption
- ✓ Building the system
  - Auxiliary electronics, bump bonding, cooling, mechanics
- ✓ Sensors with small pixel size and new features (C3G and shorter gate length) have been characterized in Test Beam 2009
  - Better results than standard 2008 sensors: Up to 80% higher  $g_q$
  - Spatial resolutions of  $1.4 \mu\text{m}$  on  $24 \times 24 \mu\text{m}^2$  CCG pixel (2008)
- ✓ The DEPFET is ready to be used as transparent and high precision vertex detector at Belle-II. **This Project has boosted the R&D for ILC DEPFETs.**




# Thank you very much!





- occupancy: ~0.2 hits/ $\mu\text{m}^2/\text{s}$  (estimated for  $1 \times 10^{35}$   $\text{cm}^2\text{sec}^{-1}$ , @ 1.8cm radius)
- spatial resolution : < 10  $\mu\text{m}$  (r-phi) (can be less in z)
- pixel size: 50  $\mu\text{m}$  (r-phi) x ~90  $\mu\text{m}$  (z-axis)
- material budget < **0.15 %  $X_0$**  per layer
- **read-out time: 10  $\mu\text{s}$**
- radiation level: ~1 Mrad per year
- 17° - 150° acceptance ( $\eta = [0.55 .. 0.3]$ )
- optional layer 0 at 1.3 cm radius with beam pipe up
- half-module active area: 4.9 cm x 1.2 cm (layer1)
- #pixels: 240 x 512
- r/o channels: 960 x 128 (4-fold parallel)
- **sample (row) rate: 12 MHz**

## ● ILC VXD baseline design





Just as a starting point for the R&D!

- 5 layer, old TESLA layout
- 10 and 25 cm long ladders read out at the ends
- 24 micron pixel
- design goal  $0.1\% X_0$  per layer in the sens. region

Strategy to cope with the background:

- read  $\sim 20$  times per train
- store data on ladder
- transfer the data off ladder in the train pause  
→ row rate of 40 MHz
- read two rows in parallel, doubles # r/o channels but:  
→ row rate 20 MHz ☺


## ● Achievements and status




- ✓ Prototype System with DEPFETs (450μm), CURO and Switcher
- ✓ test beam @ CERN:
  - ✓ S/N≈110 @ 450 μm ↔ goal S/N ≈ 20-40 @ 50 μm
  - ✓ sample-clear-sample 320 ns ↔ goal 50 ns
  - ✓ s.p. res. 1.3 μm @ 450 μm ↔ goal ≈ 4 μm @ 50 μm
- ✓ Thinning technology established, thickness can be adjusted to the needs of the experiment (~20 μm ... ~100 μm)
- ✓ radiation tolerance tested with single pixel structures up to 1 Mrad and  $\sim 10^{12} n_{eq}/cm^2$
- ✓ Simulations show that the present DEPFET concept can meet the challenging requirements at the ILC VXD.

- ✓ New rad. hard Switcher3 chips tested and functional
- ✓ Production of 2nd iteration of DEPFETs under test
- ✓ New r/o chips DCD designed for read-out of large matrices are under test

## ● DEPFET-Principle of Operation



Potential distribution:





FET-Transistor integrated in every pixel (first amplification)


Electrons are collected in „internal gate“ and modulate the transistor-current

Signal charge removed via clear contact

## ● DEPFET-Principle of Operation



Potential distribution:



[TeSCA-Simulation]


FET-Transistor integrated in every pixel (first amplification)

Electrons are collected in „internal gate“ and modulate the transistor-current

Signal charge removed via clear contact

→ Correlated Double Sample

- Results – thresholdvoltage shift dispersion




$$I_{ds} \propto \frac{W}{L} (U_{GS} - U_{THR})^2$$

$$\sqrt{I_{ds}} \propto \sqrt{\frac{W}{L}} (U_{GS} - U_{THR})$$

- Evidently a spread in the thresholdvoltages visible




- The way back - RT annealing



- Dispersion is reduced from 2.8V to  $\sim 0.8$ V
- Current variation @  $\sim 100\mu\text{A}$  reduced from 90% to 40%

## ● Electrical characteristics



irradiation	TID / NIEL fluence	$\Delta V_{th}$	$g_m$	$I_{Leak}$ in int. gate at RT(*)
gamma $^{60}\text{Co}$	913 krad / $\sim 0$	$\sim -4\text{V}$	unchanged	156 fA
neutron	$\sim 0 / 2.4 \times 10^{11} \text{n/cm}^2$	$\sim 0$	unchanged	1.4 pA
proton	283 krad / $3 \times 10^{12} \text{n/cm}^2$	$\sim -5\text{V}$	$\sim -15\%$	26 pA


(\*) 5..22 fA non irrad.



- Irradiations – What happened in the past...



- Single pixel structures**
- Electrical characteristics:
  - Threshold voltage shift
  - Subthreshold slope
  - $G_m$ ,  $G_q$
  - Low frequency noise
- Leakage current
- Spectroscopic performance



	PXD4-10 MO2	PXD4-5 M05	PXD4-2 J14
Type	Protons, 30MeV	Neutrons, 1-20MeV	Gammas - $^{60}\text{Co}$
Fluence / Dose	$1.2 \cdot 10^{12} \text{ p/cm}^2$	$1.6 \cdot 10^{11} \text{ n/cm}^2$	913kRad
1MeV n equivalent	$3 \cdot 10^{12} \text{ n}_{\text{eq}}/\text{cm}^2$	$2.4 \cdot 10^{11} \text{ n}_{\text{eq}}/\text{cm}^2$	n/a

{ LBNL Cyclotron                                    GSF Munich }



## ● Gain and noise



- The most probable energy loss for a MIP in 450 $\mu m$  of Silicon is<sup>1</sup>:


$$\Delta_{mp} = 450\mu m \cdot 0.75 \cdot 388 eV/\mu m = 35700 e^- = 131 keV$$

DEPFET Thickness      Scale factor      Mean loss per  $\mu m$




1.- <http://pdg.lbl.gov/2008/reviews/passagerpp.pdf>






## ● Double pixel structure



Merging two pixels (common source) for  
reduce the size



## ● Capacitively Coupled Common Clear Gate



$^{109}\text{Cd}$  spectrum (22keV, 6000 e $^-$ )  
taken with 128x64 matrix







## Internal Amplification

- The internal amplification measures the change in drain current in the presence of charge in the internal gate:

$$g_q = \frac{dI_{ds}}{dQ_{int}} \sim \frac{\sqrt{I_{ds}}}{\sqrt{WL^{\frac{3}{2}}}}$$

- Increasing  $g_q$  increases SNR
- Playing with channel length we can achieve up to  $g_q \sim 1 \text{ nA/e}^-$
- PXD4 has  $L=6\mu\text{m}$ , some matrices in PXD5 have now  $L=4\mu\text{m} \rightarrow$  Expect factor 2 better S/N



- The Clear mechanism

