

Status of the ATF Damping Ring BPM Upgrade

Manfred Wendt

Fermilab



- **Motivation**
- **The ATF Damping Ring**
- **BPM Upgrade overview**
- **Details on the downconverter and digitizer**
- **Status and next steps...**

- ILC damping ring R&D at KEK's Accelerator Test Facility (ATF):
 - Investigation of the beam damping process (damping wiggler, minimization of the damping time, etc.)
 - Goal: generation and extraction of a low **emittance beam** ($\epsilon_{\text{vert}} < 2 \text{ pm}$) at the nominal ILC bunch charge
- A major tool for low emittance corrections:
a high resolution BPM system
 - Optimization of the closed-orbit, beam-based alignment (BBA) studies to investigate BPM offsets and calibration.
 - Correction of non-linear field effects, i.e. coupling, chromaticity,...
 - Fast global orbit feedback(?)
 - **Necessary: a state-of-the-art BPM system, utilizing**
 - a broadband turn-by-turn mode ($< 10 \text{ }\mu\text{m}$ resolution)
 - a narrowband mode with high resolution ($\sim 100 \text{ nm}$ range)

Machine and Beam Parameters

beam energy $E = 1.28 \text{ GeV}$

beam intensity, single bunch $\approx \sim 1.6 \text{ nC} \equiv 10^{10} \text{ e}^- (\equiv I_{\text{bunch}} \approx 3.46 \text{ mA})$

beam intensity, multibunch (20) $\approx \sim 22.4 \text{ nC} \equiv 20 \times 0.7 \cdot 10^{10} \text{ e}^- (\equiv I_{\text{beam}} \approx 48.5 \text{ mA})$

accelerating frequency $f_{\text{RF}} = 714 \text{ MHz}$

revolution frequency $f_{\text{rev}} = f_{\text{RF}} / 330 = 2.1636 \text{ MHz} (\equiv t_{\text{rev}} = 462.18 \text{ ns})$

bunch spacing $t_{\text{bunch}} = t_{\text{RF}} / 2 = 2.8011 \text{ ns}$

batch spacing $t_{\text{batch}} = t_{\text{rev}} / 3 = 154.06 \text{ ns}$


horizontal betatron tune $\approx 15.204 (\equiv f_h \approx 441 \text{ kHz})$


vertical betatron tune $\approx 8.462 (\equiv f_v \approx 1000 \text{ kHz})$


synchrotron tune $\approx 0.0045 (\equiv f_s \approx 9.7 \text{ kHz})$

repetition frequency $f_{\text{rep}} = 1.56 \text{ Hz} (\equiv t_{\text{rep}} = 640 \text{ ms})$

beam time $t_{\text{beam}} = 460.41 \text{ ms} (\equiv \text{turn \# } 996170)$











- New read-out hard-, firm- and software, BPM pickups (button-style) stay unchanged.
- R&D activities over the last couple of years on 20 BPMs in the arcs, utilizing mixed analog/digital signal processing
 - Test of different analog downconverters (w/o CAL)
 - Digital signal processing based on spare *Echotek* digital receivers.
- Final upgrade scenario (96 BPMs, plus spares)
 - 714-to-15.1 MHz analog downconverter with CAN-bus controlled calibration tone, located in the tunnel.
 - VME hard- & software, in 4 rack locations
 - 8-ch. 125 MSPS digitizer with an *Altera Cyclone III* FPGA
 - 12 ch. VME timing generator (Fermilab).
 - *Motorola 5500* VME controller, with CAN-bus interface, running *VxWorks* & *EPICS* software
 - Auxiliary hardware, e.g. power supplies and distribution, LO-signal distribution, CAN-bus distribution, etc.


Beam Position Signal Processing





- **2 calibration tones:**
 - **714 + ε MHz**
 - **714 - ε MHz**
 - In passband of the downconverter
 - Coupled through the button BPM
 - Alternative: Reflected CAL signal
- **On-line calibration**
 - In presents of beam signals
 - Available only in narrowband mode
 - Need separate downconverter channels






- **4-ch. Analog downmixer**
 - IN: 714, LO: 729.1, IF: 15.1 MHz
 - CAN-bus controlled gain, attenuator & cal system
 - Gain switchable, low-noise, high IP3 input gain stage
 - Image rejection (SSB) mixer
 - ~30 dB gain, ultralinear IF stage


- **Downconverter changes**
 - Change the gain distribution (RF+, IF-)
 - Change mixers (+17 dBm -> +13 dBm)
 - Change response of the IF section BPF

8-Ch, 14-bit, 125 MS/s VME Digitizer




8 Analog Inputs
4 Channels per Chip


- 125 MSPS, 500 MHz BW
- 4-ch serial ADC chips
- 8-ch, AC passive (or DC active)
- PLL/VCO CLK distribution
- SNR > 72 dB (@50 MHz)



- **No Modes** - on external trigger processes data
 - Raw data to ram
 - TBT readback & process (ddc & average) -> I,Q per turn
 - diagnostic readback
 - Narrowband processing (Filter & Decimate)
 - Store array of I,Q per channel for readback
 - Provide single sum I,Q per channel over $n \cdot 50$ Hz
 - Programmable trigger delay per channel (adc samples)
- Any data type (NB, TBT, Raw) can be readback after each trigger
 - All data will be read out as I,Q pairs
 - **Caveat: The CAL tone has to be disabled for TBT data**
 - Each board will pull IRQ when data is ready



- **Trigger before beam injection (injection rep rate is ~1.5 Hz)**
 - Beam in machine for ~1e6 turns (~450 msec)
 - Each machine turn is 462.18 nsec -> 32 ADC clocks
 - Gates specified in turns (need to account for filter delay/decimation for NB)
 - Data in boards is overwritten on each trigger
 - Note for WB readback (diagnostic and some TBT data) it will be necessary to halt the system to readback all data - *these are special study modes*



- **Control Space**


- Channel delays (8)
0 to 31 samples
- Gate parameters (18)
1 to ~1e6 turns
 - NB specified by start and stop turn
 - WB (8 gates) specified by start and stop turn
- NCO frequencies (2), CIC shift (1)
 - Possibly FIR coefficients for NB or CIC decimation?
- Specify TBT box filter –
1st sample, number to average (2)
- IRQ Level (1)
- Diagnostic Peak Detectors (to monitor saturation) each 32 bit register
 - Peak Detectors record max value at each stage for last injection (Reset & Latch from DAQ SM)
 - ADC Inputs (8), IQ stage (32), CIC stage (32)

- **Internal RAM (16) 32bits by up to 1024 samples (512kbits)**

- Store I,Q for each channel 31:16 Q, 15:0 I
- Map each RAM directly to VME
- **Store SumI, SumQ for each I,Q channel in 32 contiguous registers**
 - Sum will be a multiple of 50 Hz (28 pts out of NB)
- **DDR RAM (8 pages)**
 - Raw ADC data for each channel stored in contiguous pages
 - To save VME addresses, just map single page to VME (size?)
 - One bank for raw data -> RAM mapped to VME
 - Treat ADC data as 16 bits -> (31:16 sample2 15:0 sample 1)
 - TBT data will have separate address space from raw – up to 4096 turns
 - Read 32 samples/turn from RAM and process (DDC and average)
 - Provide 16 bit result for I,Q (31:16 Q, 15:0 I) per turn


- **Design footprint for 8 ADC channels**
 - 2 NCOs for beam and cal frequencies
-> 16 DDCs
 - 32 CIC Filters operating at 6.9 MHz
 - 5 stage CIC uses 13 k LEs and <1% of RAM
 - 1 Serial FIR Filter will process all 32 CIC Filter outputs
 - 76 tap FIR (400 Hz BW, 500 Hz Stop, -120 db stopband)
 - Decimate by 3 to 1.4 KSPS output

- **General Design Considerations**
 - For 256 pts get 183 msec data points
 - I, Q will be read out and magnitude/position calculations done in the VME CPU
 - 32 I, Q pairs x 16 bits x 256 pts = 128 kbits of memory
 - with Cyclone III (3 Mbits memory), 1024 pts should be ok => full cycle!
 - Provide average in realtime for single I, Q readback
 - Average a multiple of 28 to remove 50Hz



- **Would like to write raw ADC data to memory on every trigger**
 - **Require (14bits)x(8ch) @ 70 MSPS**
 - **16K turns results in 1MByte/channel**
 - **16MByte/channel available -> 260K turns (~120ms)**
 - **Can be segmented to record different portions of cycle**
- **For TBT, will use simple average of N samples per turn**
- **On TBT data request, raw data will be read from the memory and processed**
 - **Simplifies writing into memory and reduces rate requirement**
 - **TBT readback will be limited by network so additional readout time in the front-end will be negligible**
- **Would also like to write narrowband data to memory on every trigger**
 - **Require (16bits)x(8ch)x(4) @ ~ few kHz**
 - **Simple solution is to store this data in FPGA if resources permit**
 - **512kbits allows storing NB for entire cycle!**

- **Initial FPGA draft design**
 - **FPGA allows modifications & changes simply by change of firmware**
- **Need to discuss exact specification, to further adapt the final FPGA design implementation**
- **Your feedback is needed to flesh out the specifications!**




V.3-PROTO
S/N 1 OF 3


FermiLab, AD Instrum
8 channels, 14 bit, 125MHz Digitizer v3.


67 95 A 6021


67 95 A 6021


MCL B 746
ADT3-1W1
C376 C377 C378 C379 C380 C381 C382 C383 C384 C385 C386 C387 C388 C389 C390 C391 C392 C393 C394 C395 C396 C397 C398 C399 C400 C401 C402 C403 C404 C405 C406 C407 C408 C409 C410 C411 C412 C413 C414 C415 C416 C417 C418 C419 C420 C421 C422 C423 C424 C425 C426 C427 C428 C429 C430 C431 C432 C433 C434 C435 C436 C437 C438 C439 C440 C441 C442 C443 C444 C445 C446 C447 C448 C449 C450 C451 C452 C453 C454 C455 C456 C457 C458 C459 C460 C461 C462 C463 C464 C465 C466 C467 C468 C469 C470 C471 C472 C473 C474 C475 C476 C477 C478 C479 C480 C481 C482 C483 C484 C485 C486 C487 C488 C489 C490 C491 C492 C493 C494 C495 C496 C497 C498 C499 C500 C501 C502 C503 C504 C505 C506 C507 C508 C509 C510 C511 C512 C513 C514 C515 C516 C517 C518 C519 C520 C521 C522 C523 C524 C525 C526 C527 C528 C529 C530 C531 C532 C533 C534 C535 C536 C537 C538 C539 C540 C541 C542 C543 C544 C545 C546 C547 C548 C549 C550 C551 C552 C553 C554 C555 C556 C557 C558 C559 C560 C561 C562 C563 C564 C565 C566 C567 C568 C569 C570 C571 C572 C573 C574 C575 C576 C577 C578 C579 C580 C581 C582 C583 C584 C585 C586 C587 C588 C589 C590 C591 C592 C593 C594 C595 C596 C597 C598 C599 C600 C601 C602 C603 C604 C605 C606 C607 C608 C609 C610 C611 C612 C613 C614 C615 C616 C617 C618 C619 C620 C621 C622 C623 C624 C625 C626 C627 C628 C629 C630 C631 C632 C633 C634 C635 C636 C637 C638 C639 C640 C641 C642 C643 C644 C645 C646 C647 C648 C649 C650 C651 C652 C653 C654 C655 C656 C657 C658 C659 C660 C661 C662 C663 C664 C665 C666 C667 C668 C669 C670 C671 C672 C673 C674 C675 C676 C677 C678 C679 C680 C681 C682 C683 C684 C685 C686 C687 C688 C689 C690 C691 C692 C693 C694 C695 C696 C697 C698 C699 C700 C701 C702 C703 C704 C705 C706 C707 C708 C709 C710 C711 C712 C713 C714 C715 C716 C717 C718 C719 C720 C721 C722 C723 C724 C725 C726 C727 C728 C729 C730 C731 C732 C733 C734 C735 C736 C737 C738 C739 C740 C741 C742 C743 C744 C745 C746 C747 C748 C749 C750 C751 C752 C753 C754 C755 C756 C757 C758 C759 C760 C761 C762 C763 C764 C765 C766 C767 C768 C769 C770 C771 C772 C773 C774 C775 C776 C777 C778 C779 C780 C781 C782 C783 C784 C785 C786 C787 C788 C789 C790 C791 C792 C793 C794 C795 C796 C797 C798 C799 C800 C801 C802 C803 C804 C805 C806 C807 C808 C809 C810 C811 C812 C813 C814 C815 C816 C817 C818 C819 C820 C821 C822 C823 C824 C825 C826 C827 C828 C829 C830 C831 C832 C833 C834 C835 C836 C837 C838 C839 C840 C841 C842 C843 C844 C845 C846 C847 C848 C849 C850 C851 C852 C853 C854 C855 C856 C857 C858 C859 C860 C861 C862 C863 C864 C865 C866 C867 C868 C869 C870 C871 C872 C873 C874 C875 C876 C877 C878 C879 C880 C881 C882 C883 C884 C885 C886 C887 C888 C889 C890 C891 C892 C893 C894 C895 C896 C897 C898 C899 C900 C901 C902 C903 C904 C905 C906 C907 C908 C909 C910 C911 C912 C913 C914 C915 C916 C917 C918 C919 C920 C921 C922 C923 C924 C925 C926 C927 C928 C929 C930 C931 C932 C933 C934 C935 C936 C937 C938 C939 C940 C941 C942 C943 C944 C945 C946 C947 C948 C949 C950 C951 C952 C953 C954 C955 C956 C957 C958 C959 C960 C961 C962 C963 C964 C965 C966 C967 C968 C969 C970 C971 C972 C973 C974 C975 C976 C977 C978 C979 C980 C981 C982 C983 C984 C985 C986 C987 C988 C989 C990 C991 C992 C993 C994 C995 C996 C997 C998 C999 C1000











- **Installation of infrastructure hardware in the ATF tunnel**
 - **October 2009: DC and LO distribution boxes, DC-, LO-, and CAN-bus cabling, prepare BPM electronics racks**
- **Electronics series production & testing**
 - **October 2009: finalize downconverter and digitizer PCB layouts, order missing parts for series production, finalize prototype testing**
 - **Fall 2009: Series production of downconverters & digitizer, re-production of 6 timing modules**
 - **Winter 2009: testing of all electronics modules, integrated system test**
- **Software / firmware**
 - **Development of the FPGA digitizer firmware**
 - **Integration of the digitizer into VxWorks (driver, EPICS interface)**
- **System installation**
 - **Spring 2010: Installation and commissioning of the complete BPM read-out system**
 - **Beam studies and test on the upgraded ATF DR BPMs**

714MHz DISTRIBUTION

OUTPUTS



INPUT



S/N 2

... was supported by Fermi National Accelerator Laboratory, operated by ... Research
Association Inc. under contract No. DE-AC02-76-NO-00001 with the United States Department of Energy

- Analog signal pre-processor
 - Signal combiner ("Combiner box")
 - Analog gain stages ("Transition Module")
 - "Control Module"
 - Echrotek digital receiver (DDC)
 - Timing Module & Transition Interface
 - VME Processor
- and other required hardware and software



The Control Module is the BPM Transition Module's subtrack controller
 Data and commands are received from the [unclear] Voltage-

d sent to

729MHz L.O. DISTRIBUTION

KEK-ATF

10W INPUT 0.5m
 MAX INPUT: 15dB
INPUT



GAIN: 15 dB

729MHz L.O. DISTRIBUTION

KEK-ATF

10W INPUT 0.5m
 MAX INPUT: 15dB
INPUT



GAIN: 15 dB

729MHz L.O. DISTRIBUTION

KEK-ATF

10W INPUT 0.5m
 MAX INPUT: 15dB
INPUT




GAIN: 15 dB


729MHz L.O. DISTRIBUTION

KEK-ATF

10W INPUT 0.5m
 MAX INPUT: 15dB
INPUT









KEK-ATE POWER DISTRIBUTION BOARD
FERMI LAB B/4/09
3289

DC POWER INPUT







KEK-ATF-09 Downconverter BD IF section




KEK-ATF 15MHz BPF frequency



15MHz BPF time response




ATF_KEK Downconverter dynamic range test




- **Modified IF section**
 - Low-noise gain stage
 - 15.1±1.5 MHz BPF, ~400 ns ring-time
- **Improved NF & dynamic range**
 - NF = 17 dB (?)
 - >90 dB dynamic range


ECDR-GC814 BLOCK DIAGRAM



- **Echotek digital receiver**

- 8-ch VME64x module
- *Analog Devices* 14-bit 105 MS/s AD6645
- Each ADC channel: *Texas Instruments* 4-ch GC4016 “*Graychip*” digital downconverter
- 128 kWord FIFO






- **Graychip digital downconverter**
 - 4 independent channels per ADC
 - NCO set to $f_{IF} = 15.145$ MHz (downconvert to DC baseband)
 - ADC clock set to 32 samples per revolution: $f_{CLK} = 32 \times f_{rev} = 69.2$ MHz
 - Decimation and filtering for wide- and narrowband mode using CIC and FIR digital filters
 - Simultaneous DDC operation of beam and calibration signals!

- **Wideband TBT mode (BW ~ 1 MHz)**

- 5 stage CIC: decimate by 4
- CFIR: 7-tap boxcar, decimate by 2
- PFIR 1-tap, no decimation

- **Narrowband mode (BW ~ 500 Hz), $t_{dec} = 158.7 \mu s$, 1280 pt (~200 ms)**


- 5 stage CIC: decimate by 2746
- CFIR: 21-tap RRC, decimate by 2
- PFIR: 63-tap RRC, decimate by 2



NB mode PFIR response

WB CFIR response

- **VME Timing module:**
 - $f_{\text{CLK}} = f_{\text{RF}} * 32/330 = 69.236$ MHz clock signals (4x)
 - $t_{\text{rev}} = 462.2$ ns turn marker signals (4x), 0...115 double-buckets (2.8 ns) delayable
 - To f_{RF} phase-locked $f_{\text{LO}} = 729.145$ MHz
 - Auxiliary f_{rev} and f_{IF} signals
- **Motorola 5500 VME CPU:**
 - Data collection and normalization
 - Box-car post-processing filter (20 ms)
 - Local diagnostic and control software
 - EPICS control interface
- **Calibration & remote control unit (prototype):**
 - To f_{RF} phase-locked $f_{\text{CAL}} \approx 714$ MHz (*Analog Devices ADF4153*)
 - In-passband, through button-BPM, or reflected signal calibration
 - 2nd and 3rd *Graychip* channels for CAL signal downconversion
 - CAN-bus remote control functions (attenuation, gain, PLL freq., etc.)



- **Calibration tone frequencies:**

- $f_{\text{CALx}} = 713.6 \text{ MHz}$

- $f_{\text{CALy}} = 714.4 \text{ MHz}$

- **Calibration procedure:**

- **Correction values:**

$$A_{\text{Corr}} = \frac{A_{\text{CAL}} + B_{\text{CAL}} + C_{\text{CAL}} + D_{\text{CAL}}}{4A_{\text{CAL}}}$$

$$B_{\text{Corr}} = \frac{A_{\text{CAL}} + B_{\text{CAL}} + C_{\text{CAL}} + D_{\text{CAL}}}{4B_{\text{CAL}}}$$


$$C_{\text{Corr}} = \frac{A_{\text{CAL}} + B_{\text{CAL}} + C_{\text{CAL}} + D_{\text{CAL}}}{4C_{\text{CAL}}}$$

$$D_{\text{Corr}} = \frac{A_{\text{CAL}} + B_{\text{CAL}} + C_{\text{CAL}} + D_{\text{CAL}}}{4D_{\text{CAL}}}$$


- **Corrected beam positions:**

$$\phi_{\text{Hcorr}} = \frac{(A A_{\text{Corr}} + D D_{\text{Corr}}) - (B B_{\text{Corr}} + C C_{\text{Corr}})}{A A_{\text{Corr}} + B B_{\text{Corr}} + C C_{\text{Corr}} + D D_{\text{Corr}}}$$


$$\phi_{\text{Vcorr}} = \frac{(A A_{\text{Corr}} + B B_{\text{Corr}}) - (C C_{\text{Corr}} + D D_{\text{Corr}})}{A A_{\text{Corr}} + B B_{\text{Corr}} + C C_{\text{Corr}} + D D_{\text{Corr}}}$$




Coupled Position




Reflected Position




- Calibration on, datalogger on
- Comparing uncorrected, corrected (coupled-through), and corrected (reflected)
- Introduce large 3 & 1 dB gain errors.
- Automatic correction compensates the gain error almost completely!!
- Corrected beam position shows a slight increase of the RMS error (to be further studies!).




RMS Coupled Position





RMS Reflected Position








Normalized Intensities



Horizontal Position




$\pm 700 \mu\text{m}$



$\pm 25 \mu\text{m}$

Vertical Position


$\pm 700 \mu\text{m}$





$\pm 15 \mu\text{m}$

- Several “issues” had to be resolved:

- CIC & FIR digital filter impulse responses to resolve true turn-by-turn data (no “smearing”)
- Timing issues, e.g. channel-to-channel, as well as between BPMs and “houses” (VME crates); and of course the usual “seam” problem.



- In particular for the kicked beam TBT response tests:
 - Vertical beta at pinger is 0.5 m (12 times smaller than the horizontal one): we had to resort to injection oscillations -> lower resolution.



- Turn-by-Turn data BPM #36 (pinger: On)
- Identifying hor. and vert. tune lines (387 kHz, 1.212 MHz).
- Observed short time, broadband TBT resolution: few μm !
- **Observation of “fake” harmonics at $n \times 10$ kHz (not f_s), due to power supply EMI in the analog downconverter unit!**

- TBT data at the j^{th} BPM following a single kick in the z -plane ($z \equiv x, y$):

$$z_n^j = \frac{1}{2} \sqrt{\beta_z^j} e^{i\Phi_z^j} A_z e^{iQ_z(\theta_j + 2\pi n)} + c.c.$$

– with

$n \equiv$ turn number, $A_z = |A_z| e^{i\delta_z} \equiv$ constant of motion

$\Phi_z \equiv \mu_z - Q_z \theta$ (periodic phase function)



- Twiss functions:

$$\beta_z^j = |Z_j(Q_z)|^2 / |A_z|^2 \quad \mu_z^j = \arg(Z_j) - \delta_z$$

$Z_j(Q_z) \equiv$ Fourier component of z_j


- Amplitude fit:

$$|A_z|^2 = \frac{\sum_j 1/\beta_z^{0j}}{\sum_j 1/|Z_j(Q_z)|^2}$$




- MAD8 model (M. Woodley, marginal differences wrt. Kuroda SAD model).
- Nearby quadrupole trim coil scan (May 2008).
- TBT Fourier analysis, amplitude by fit to beta measured through trim coil scan (April 2008).


Single Shot BPM RMS



- Triggered at turn #500,000
- ~200 ms position data per shot (1280 narrowband mode BPM measurements).
- 126 tap box car filter to reject 50 Hz:
 - ~ 800 nm resolution
- SVD analysis, removing modes with hor./ vert. correlation:
 - ~200 nm resolution




- Mini VME crate accommodating:
 - *Motorola* 5500 CPU
 - PMC CAN bus interface *ECAN-2*
 - Timing module TGF
 - *Echotek* digital receiver module



- BPM #54 prototype installation (temporary):
 - CAN bus remote control & CAL signal PLL unit (Fermilab)
 - **4 ch. Downconverter unit (SLAC)**

	Multi-turn	Orbit	Flash
Wide-Band	Samples: 4096 Samples/turn: 4 Turns: 1024 POSITION Intensity	Average Samples: 4096 Turns: 1024 POSITION (RMS & StdDev) Intensity (RMS & StdDev)	N th Sample (1) POSITION Intensity
Narrow-Band	Samples: 1280 μ sec/Sample: 158.73 Turns: 439600 POSITION Intensity	Average Samples: 126 (50 Hz Boxcar) Turns: 43273 POSITION (RMS & StdDev) Intensity (RMS & StdDev)	N th Sample (1) POSITION Intensity



Theoretical:

- ADC SNR: 75 dB
- Process gain: 40.4 dB
- NF 1st gain stage: ~ 1 dB
- CAL tone level: -10 dBm
- Splitter attenuation: 6 dB
- Effective gain: ~ 100 dB
- BPM sensitivity: 240 μm/dB
- Calculated equivalent resolution: ~ 20 nm

CAL tone resolution measurement on BPM #56: ~30 nm(!) equiv. resolution (no beam operation at ATF!, magnets off)