


# IR Transparent Si microstrips

(alignment optimized Si sensors)



IFCA SiLC (a.o.):

Marcos Fernández, Javier González,  
Richard Jaramillo, Amparo López,  
Francisca Munoz, David Moya, Celso Martínez Rivero,  
Alberto Ruiz, Iván Vila



CNM SiLC (a.o.):


Daniela Bassignana, Manuel Lozano,  
Giullio Pellegrini, Enric Cabruja

Presented by:  
Alberto Ruiz Jimeno

ALCPG09 Albuquerque Oct. 2009

# IR track alignment

- Aim: align Si microstrip sensors using IR laser tracks





- Higher %T  $\Rightarrow$  simpler implementation of the system:

Transmittance	90%	80%	70%	60%	50%	40%
Traversed	30	15	10	7	5	4


- System features:

- Laser intensity  $\sim 200$  MiPS  $\Rightarrow$  **sharing same DAQ as Si detector**
- Silicon modules are directly monitored, **no external fiducial marks**

# An idea that works ...



Up to 4 ladders traversed



## AMS-01 innovation (W. Wallraff)

$\lambda = 1082 \text{ nm}$ ,  $110 \mu\text{m}$  RO pitch

IR "pseudotracks"


1-2  $\mu\text{m}$  accuracy obtained

Transmittance ~ 50%

CMS  
 TEC


$\lambda = 1075 \text{ nm}$

- Optimization of sensors not included from beginning of sensor design  $\Rightarrow$  **lower transmittance** ~20%
- Some sensors need to be operated in saturation
- 100  $\mu\text{m}$  reconstruction error needed for L1 trigger



# Constraints for maximum %T

- Developed full simulation of light propagation through sensor multilayer. Diffraction by strips taken into account (first time such detailed simulation has been done)
- Transmittance depends mostly on pitch over strip width
- Idea to boost %T:
  - Choose optimal layout (sw/pitch=10%)
  - Use passivation as an AntiReflection Coating (ARC)
- Recipe for production process:
  - Deposit each layer (thickness tolerance  $\leq 5\%$ )
  - Correct last Si<sub>3</sub>N<sub>4</sub> layer if needed, according to plots like:



Si <sub>3</sub> N <sub>4</sub>	1046	X
SiO <sub>2</sub>	1006	Y
Al	950	
SiO <sub>2</sub> (FO)	1000	
295 $\mu$ m Si + implants		
SiO <sub>2</sub>	1020	
Si <sub>3</sub> N <sub>4</sub>	1005	


$\lambda=1085$  nm

# CNM sensors (GICSERV08)

- Prototypes built by CNM-Barcelona (Spain)

- Aims:

- Test %T vs multigeometry
- Use optical test structures (continuous layers) to extract refraction index and control deposition
- Test of electrical test structures




- 5+1 wafers
- 12  $\mu$ strip detectors per wafer (6 with intermediate strips, without metal contacts)
- 50  $\mu$ m RO pitch (25  $\mu$ m interm. strip)
- 256 RO strips
- 1.5 cm length varying strip width (3,5,10,15  $\mu$ m)

- Mask designed by **D. Bassignana** (CNM)
- Electronic test structures designed by **M. Dragicevic** (Vienna) including:  
CAP TS AC, CAP TS DC, CMS Diode, MOS, GCD, Sheet
- Optical test structures available (Si, Si+p<sup>+</sup>, SiO<sub>2</sub>, SiO<sub>2</sub>+passivation)

# Production progress



- Production started on 11<sup>th</sup> of May 09
- All processes done until deposition of 1<sup>st</sup> passivation layer (end of July 09)
- Thickness of all layers measured after each deposition
  
- For the 1<sup>st</sup> batch, we decided to hold the production just before deposition of the last passivation layer. Like this we can measure the wafer at an intermediate step
  
- Optical measurements were taken by end of July
  - Test structures (no internal structure)
  - Sensors (strips  $\Rightarrow$  diffraction)
  
- NIR spectrophotometer used for Optical measurements
  - %T : Measures spectrum with sample in/out
  - %R: Comparison against calibrated reflector



# Top and bottom SiO<sub>2</sub> passivation thickness measurements


Wafer 1 top SiO<sub>2</sub> passivation thickness (nm)

Wafer 1 bottom SiO<sub>2</sub> passivation thickness (nm)



- Aluminum (not shown) also measured
- All materials within requested 5% tolerance thickness

# WAFER 1: Measured optical test structures vs simulated




- Test structures simulated (no fit involved)

- n<sup>+</sup> and p<sup>+</sup> taken optically identical to Si

Observed differences not due to thickness measurement error (<1 nm)  
 Not sensible to ~5  $\mu\text{m}$  change in Si thickness.

- **New parametrization for SiO2 refr. index used !!!**








# Photometric measurements of transparent microstrip detectors prior to last Si<sub>3</sub>N<sub>4</sub> deposition

This is a control measurement before completion of sensor

Last passivation layer(s) top and bottom Si<sub>3</sub>N<sub>4</sub> determine overall transmittance




# Wafer 1:: %T

measured



- T~70-80% test structures
- No intermediate implant  $\Rightarrow \Delta T = +20\%$
- Metal width [3-5]  $\mu\text{m}$ : second order effect
- Metal width >10  $\mu\text{m}$ :  $\Delta T \leq -5\%$

# Wafer 1 :: %R measured






- Metal width has higher influence in reflectance:  
 $\Delta R = 10\%$  between  $[3-15] \mu\text{m}$

- Removal of intermediate implant does not reduce %R



- %R linked to Al width while %T related to uniformity

# Wafer 1

## %A=1-T-R



# WAFER 1: Measured sensor vs simulated



• Diffraction orders:

• Plots show cumulative %T distribution up to 38 diffraction orders. For example:

$$T[3]=T[\text{order } 0]+T[o=\pm 1]+T[o=\pm 2]+T[o=\pm 3]$$

• Our calculation overestimates %T. Why?  
 Geometrical acceptance problem.

Due to limited size of our optics not all radiation is captured  $\Rightarrow$  Update simulation to account for this effect (work in progress)


- IR tracks useful to align selected sensors. Higher %T needed to simplify system
- We are after a simple production process that can be easily implemented by large scale producer
  - Passivation=ARC
  - Layers deposited to 5% thickness tolerance
- 5+1 wafers with multigeometry sensors produced. Production stopped (foreseen) for control
  - New SiO<sub>2</sub> parametrization was needed
- Deposition tolerance at CNM is remarkable. Better than 5% in almost all layers
- Measurements of %T and %R were done
  - Simulated continuous optical test structures very close to measurements
  - Working on full sensor simulation

**BACKUP**

i15\_m10: Implant  
width=15  $\mu\text{m}$ , metal width  
10  $\mu\text{m}$

Intermediate implant each 25  $\mu\text{m}$   
Al each 50  $\mu\text{m}$

No Intermediate implant  
Al each 50  $\mu\text{m}$



Diode  
1

Sensor 1  
impl int1/2  
i15\_m10

Sensor 2  
impl int1/2  
i15\_m15

Diode  
2

Sensor 3  
impl int1/2  
i17.5\_m  
5

Sensor 4  
impl int1/2  
i15\_m5

Sensor 5  
impl int1/2  
i15\_m3

Sensor 6  
impl int1/2  
i12.5\_m  
5

Optical  
TS 1

Optical  
TS 3

Optical  
TS 2

Sensor 7  
i12.5\_m  
5

Sensor 8  
i15\_m5

Sensor 9  
i15\_m3


Sensor  
10  
i17.5\_m  
5

Optical  
TS 4

Sensor  
11  
i15\_m10

Sensor  
12  
i15\_m15





TS-Cap


TS-Cap connects 26 p+ implanted strips to a bias ring. Each implant is separated by a dielectric structure from a layer of polysilicon which is connected to the aluminum readout strip above.

We measure the electric strength and the capacitance of the thin readout dielectric.

Measured parameters

$C_{oc}$  : Coupling Capacitance

$IV_{diel}$  : Dielectric Breakdown




Sheet

Seven superficial meander-like strips of different widths and materials. From left to right: p+ (red) with 10 μm and 20 μm width, aluminum (blue) with 12 μm and 22 μm width, polysilicon (yellow) with 6 μm width, 2x meander-like polysilicon with 5 μm width.

Measured parameters

$\rho_{p+}$ ,  $\rho_{alu}$  : p+ and Aluminum Resistivity




Cap-TS-AC

2 sets of 9 detector like strips with a pitch of 80 μm (left) and 120 μm (right). The 3 outermost strips on each side of the two sets are shorted. The capacity between the centermost strip and its two neighbours is measured.

Measured parameters

$C_{int}$  : Interstrip Capacity




Cap-TS-DC

A similar structure as Cap-TS-AC, but the strips are not connected to the bias ring while each p+ strip is directly connected to its aluminum readout strip and polysilicon in between. The resistance of the silicon oxide between the centermost strip and its two neighbours is measured.

Measured parameters

$R_{int}$  : Interstrip Resistance




Diode

A large diode with a multiguard structure around it. The large hole in the centre of the aluminum enables irradiation with laser or particles from a radiation source (not used). We can calculate the resistivity and the carrier concentration in the silicon bulk from measurements on this structure.

Measured parameters

$IV_{diode}$  : Dark Current

$V_{depl}$  : Full Depletion Voltage



GCD


The Gate Control Diode consists of two comb-like structures: A diode intertwined with a MOS structure made of polysilicon (left) or aluminum (right). The materials are separated by a thick dielectric ( $SiO_2$ ).

We can assess the quality of the thick gate oxide and its interface to the silicon bulk.

Measured parameters

$I_{surf}$  : Surface Current

$V_{fb}$  : Flatband Voltage




MOS1

The first Metal Oxide Semiconductor structure is a capacitor with p+ implant and polysilicon as electrodes separated by a dielectric. The polysilicon electrode is coupled to the aluminum layer which serves as contact pad. The dielectric between the electrodes is formed with the thin oxide.

Measured parameters

$C_{MOS1}$  : MOS1 Capacity



MOS2


The second Metal Oxide Semiconductor structure consists of a thick layer of oxide above the silicon bulk and an aluminum electrode on top.

We can assess the quality of the thick oxide by measuring the flatband voltage.

Measured parameters

$V_{fb}$  : Flatband Voltage


$C_{ox}$  : Oxide Capacity



Can observed difference be due to thickness measurement error?

No (as long as measurement error < 5 nm)


Observed that 5 nm error on SiO<sub>2</sub> influences much more than 5  $\mu\text{m}$  error on Si



Can observed difference be due to refraction index scaling?

Maybe...

(if we allow  $n(\text{SiO}_2)$  change of 2.5%)



Propagation angle of diffraction order  $i$ :  $\theta_i$

$$\sin\theta_i = \sin\theta + i \lambda / (n_{\text{SiO}_2} p)$$

**Notes:**

- First diffraction order falls 5.3 mm away from normal
- We have a 1.5 mm diameter pinhole at the measurement plane

Lateral shift of diffracted order 7  
 $\Delta x_7 = 30 \mu\text{m}$

11 cm


Angle of 7<sup>th</sup> diffraction order after grating  
 $\theta_{\text{out}}^7 = 340 \text{ mrad}$

$\theta_{\text{out}}^i$

$\Delta x_{\text{out}}$

Lateral shift of diffracted order 7 in measurement plane:  $\Delta x_{\text{out}} = 4 \text{ mm} !!$

# Simulation of planeparallel structures



• **Simple simulation: multiple reflections**  $\Rightarrow$   
 interferences  $\Rightarrow$  Calculation of (T,R)

— Refraction index either tabulated or modeled using dispersion relations

$$n(\lambda), k(\lambda), d_i \Rightarrow \mathbf{T}_{\text{calc}}, \mathbf{R}_{\text{calc}} = f[ n(\lambda), k(\lambda), d_i ]$$


(i=1...Number of layers)

— Or solve the **inverse problem**:


$$\mathbf{T}_{\text{meas}}, \mathbf{R}_{\text{meas}} = f[ n(\lambda), k(\lambda), d_i ] \Rightarrow n(\lambda), k(\lambda), d_i$$

using non-linear least squares fit

• **Inverse method** used to characterize material samples from CNM



# Full optical simulation






- Microstrip layer is not continuous.
- Interferences alone do not describe measured spectra. Needed to account for **diffraction**
- Fresnel and Fraunhofer approximations for diffraction not applicable here, because some layers are transparent..

Then:


- Solve **Maxwell** equations **rigorously**
- Using **RCWA method** (see [EUDET-memo-2008-37](#)):
  - Fields expressed as Fourier expansions
  - RODIS software for diffraction efficiency at any order.

# Measurement of CNM diffraction sample

- CNM produced a simple wafer to test the simulation, using GICSERV07 access.



- Study done at **2** different **wavelengths**:
  - 1) Readily available IR laser wavelength  $\lambda=1085$  nm
  - 2) longer (exotic) wavelength  $\lambda=1100$  nm (higher transmittance of Si).
- Fixed readout **pitch** (SiLC baseline+Beetle chip) is **50  $\mu\text{m}$** . One [intermediate strip](#)  
**What is the best strip width?**



- For fixed pitch:  
 Wider electrode width  $\Rightarrow$  smaller %T
- Bigger pitch  $\Rightarrow$  higher %T
- **We will produce sensors of different strip widths to test it**

- Field oxide is a key parameter for CNM:

Field Oxide thickness= 1  $\mu\text{m}$

Al thickness= 950 nm

- **Repeatability** on the deposited thickness of a material **is a percentage of its thickness**.  
 So the thicker the material is, the worse accuracy on thickness achieved



