

Ecal Front End Electronics Status

ALLOUP

Stéphane Caller, Domi



CSNSM ZZZ [M. IPN

Chip Embedding



CALICE Electronics session - UCL, 08/06/2009

FEV7_COB Status

- Front End Board using Chip-On-Board
- Nearly Identical to Chip-In-Package
 - Schematics identical
 - Same number of channels
 - Same pinout on Adapter Board/Slab Connector
- Except :
 - Pads connections to chip pins
 - Position of Wafer on the bottom side
 - Packaging of the Chip (!)
 - Thickness thinner to comply with H alveolar structure
- Layout finished
 - Send to Manufacturing next Thursday
 - Need to buy new chip to foundry

()mega

FEV7_COB 0901	xxxxxx	QTE 10	QTE 50	QTE 100	OUTILLAGE	QTE 10 TOTAL HT			
APPARATUS									
ELVIA	0306	2774	10140	19890	850	3621			
PROTECNO	2705	4400	13400	25100	521	4921			
ELCO	1905	5230	15050	21800	1130	6360			
PHOTOCHEMIE	0206	10290	30800	61600	614	10904			
EXCEPTION	x	х	х	х	х	X			
ATLANTEC	x	x	х	х	х	X			
CERN	2204	4700	х	х	660	5370			
le 03/06/09 D.CUISY CAO/LAL/ORSAY									

8 June, 2009

CALICE Electronics session - UCL, 08/06/2009

<u>(mega</u>

FEV7_CIP Status

- 2 Manufacturers :
 - Elvia : 10 PCB received last week
 - Protechno : 8 PCB expected next Thursday
- Manufacturers report :
 - Thickness Measured : 0.90mm to 1.00mm (0.96 desired)
 - Metal minimum thickness on vias : 25µm
- Plated Through Hole Cross Section :



CALICE Electronics session - UCL, 08/06/2009

(<u>)mega</u>

FEV7_CIP Features

- 11 SPIROC2 chip in TQFP available
 - 1 board will be equipped with 1 device
 - 1 PCB will be assembled with 4 chips
 - No way to test the devices before !!
- On the board, we have access to :
 - Analogue Output
 - DAC and Bandgap Output
- Immediately after cabling, close work with LLR :
 - Need of SWEAT-MB and DIF Boards (-> see Remi's talk)
 - And also software/firmware (!)

(<u>)mega</u>

FEV7_CIP Test

- First Step : Electrical tests (continuity / shorts)
- Second Step : Slow Control Loading
- If OK, we can start real tests ! ☺
 - Check all Analogue Channel Outputs
 - Ensure Discriminators, Masks, Calibration Tests Input work accurately
 - ADC Tests
 - Analogue and Digital Measurements
- Then, tests with 2 PCBs
 - (-> need interconnection techniques)
- Finally, tests with Wafers ?
 - (-> need of wafer/pcb assembly)

()mega

- We should have 1 or 2 PCB ready for the 30th June
 (Eudet deliverable : 30th June 2009)
- Lot of debug to do...
- FEV7_CIP is a small step but a giant leap for FEV7_COB!
- ->Look forward to FEV7_COB for a complete working SLAB

()mega

Backup Slide : FEV7 Board(s)



Chip Embedding + Final PCB Pile-up





CALICE Electronics session - UCL. 08/06/2009

Backup Slide : FEV7_CIP



		Unit of measurement		μm	
,					
 Board Stack Up 	LAYER	ТҮРЕ	THICKNES S requirement	TOLERANC E requirement	THICKNES S MEASURE MENT
	1	Clad copper	9+50		6+35
		Dielectric	100		98
	2	Clad copper	18		15
		Dielectric	100		100
	3	Clad copper	18		15
		Dielectric	100		90
	4	Clad copper	35		8+22 2
		Dielectric	100		105
	5	Clad copper	35		30
		Dielectric	100		100 🖗
	6	Clad copper	18		30 *
		Dielectric	100		95 🔉
	7	Clad copper	18+25		6+20 ×
		Dielectric	100		65
	8	Clad copper	9+25		6+35
				1	•

8 June, 2009

CALICE Electronics session - UCL, 08/06/2009