




R&D activity dedicated to the VFE of the Si-W Ecal

L.Royer, S.Manen




ADC development




Main requirements for the ADC:

- Resolution:
 - 12 bits with 2-gain shaping
- Time of conversion: time budget of 500 μ s to convert all data of all triggered channels
- Ultra low power:
 - power budget of 2.5 μ W/ch (10% of one VFE channel power budget)
 - Memory depth of 5 \rightarrow 0.5 μ W per conversion
 - Power pulsing needed
- Die area:
 - as small as possible...



The cyclic ADC designed (03/08)

- ✓ Clock frequency: 1MHz
- ✓ Supply voltage : 3.5V
- ✓ Technology: 0.35 μm CMOS Austriamicrosystems (reliable and cheap !!)
- ✓ ADC designed with the validated building blocks (Amplifier & Comparator) of a 10-bit pipeline ADC (published in IEEE NSS in June 08) but optimized for the 12-bit precision requirement
- ✓ Power pulsing system implemented
- ✓ Digital process of the bits (1.5 bit/stage algorithm) performed by an external FPGA
- ✓ Fully differential ADC: analog signal, reference, clock...




Die area of the core = 0.12mm²

Power pulsing measurement



Table 1: Summarized performance of the 10 chips tested.

Power supply	3.5V
Consumption	3.5 mW
Time of conversion	7 μ s

1 μ s for recovery time included after power ON



Master current sources
switched OFF



Integrated consumption
with ILC timing : 0.12 μ W per conversion

Summarized performance of the ADC

ADC version	Yield	INL of 6 chips (mean \pm σ)	Noise (rms)	Consumption***	Die area*
March 08	6/10	(3.6 \pm 1.2) LSB	0.84 LSB	3.5 mW * 0.12 μ W w/ PP **	0.12mm ²

* without the digital block

** power pulsing with duty ratio of 1%

*** for one conversion



Improvement of the performance of the ADC

New cyclic ADC submitted to run in 03/09:

- ✓ Reduction of power supply voltage: 3.5V to 3.0V
- ✓ Optimization (reduction) of BW performance of the amplifier
- ✓ Improvement of the yield: reduction of biasing variation versus process fluctuation → single stage amplifier

ADC version	Yield	INL of 10 chips (mean $\pm \sigma$)	Noise (rms)	Consumption***	Die area*
March 08	6/10	(3.6 \pm 1.2) LSB	0.84 LSB	3.5 mW* 0.12 μ W w/ PP**	0.12mm ²
March 09	10/10	(3.0 \pm 0.8) LSB	0.3 LSB	1.5 mW* 0.05 μ W w/ PP**	0.12mm ²


* without the digital block

** power pulsing with duty ratio of 1%

*** for one conversion



Equivalent to a Capacitance mismatch of about 1 fF !!

Shaper & analog memory




Two types of filtering:


- CRRC shaper \rightarrow Skiroc chip
- gated integrator \rightarrow to be evaluated



The gated integrator




- Intrinsic memory with capacitor used for integration
- Fast Reset → less pile-up
- Improvement of the filtering ?





Simulated schematic view

Channel designed for evaluation



Chip submitted to run in July 09



Conclusion

"Long is the road ..."

