

PCB DEVELOPMENTS AT IPNL (PCB and ASIC)

• PCB for 1m2 of RPC with HR2

William TROMEUR, Hervé MATHEZ, Yannick ZOCCARATO Imad LAKTINEH, Christophe COMBARET, Rodolphe DELLA-NEGRA, Didier BON (CNRS IN2P3 IPNL)

Collaboration with LAL



CALICE meeting LYON 2009, Hervé MATHEZ Yannick ZOCCARATO



1 m² PCB MAIN SPECIFICATIONS

(sane as 1 m2 with HR1)

ASU PCB Design

- 24 x 64 1 sq cm pads
- 24 Hardrocs 2 Asics chained in plastic package (very thin 1.2 mm)

1 m2 PCB board :

- 6 ASUs
- 144 Hardroc2 Asics

DIF boards :

• 1 DIF for 2 ASU : 3 DIFs

HR2:

- ✓ All modifications are implemented
- \checkmark SC by pass
- \checkmark SC Clocking and so on





- Buried and Blind Vias (Same as the last PCB with HR1 and first PCB with 4 HR)
- Buffer are implemented but the board must work without buffers







1 m2 PCB DESIGN interconnection

1 DIF for 2 ASUs

Problems with 90 pins Samtek connector : Pad are teared off after Several connect/disconnect DIFF board

Add a *kapton cable* between DIFF board and ASU To reduce connection problems (will be design next week)





1 m² PCB DESIGN (Layers and next steps)

- o Layer 1 (TOP) : interconnect
- o Layer 2 : GND
- o Layer 3 : Digital signal
- o Layer 4 : Power
- o Layer 5 : GND
- o Layer 6 : PADs to Hardroc 2
- o Layer 7 : GND
- o Layer 8 (BOTTOM) : PADs

Pads to HR2 interconnects are the same for the entire PCB (hierarchical design)

- Send the first board to Fab last week for components welding
- The board will be fully tested at home in a few week
- Manufacturing the other 5 boards after test results









ASIC DEVELOPMENT IN LYON

Hervé MATHEZ, Yannick ZOCCARATO, Renaud GAGLIONE

(CNRS IN2P3 IPNL)

Collaboration with LAL/LAPP



Université Blaise Poscal

CALICE meeting LYON 2009, Hervé MATHEZ Yannick ZOCCARATO



Compare input charge to 3 thresholds (set by 3 DACs) and store the 2 bits energy information



Configuration and read-out by shift register ...



DIRAC synoptic

Proposal for the next DIRAC version :



A new read out and configuration interface based on an "I2C like" link



How does the serial interface work?



Each device is addressed individually by software with a unique address that can be modified by hardware pins.

The open drain/collector outputs provide a "wired AND" connection that allows devices to be added or removed without impact.







Advantages of the serial interface

vs a shift register

- o Individually addressed read out and slow control. o More flexible for the user o easier for the pilot firmware design (DIF board)
- o The reading of sending parameters without rewriting them is possible.
- o Board routing easier (without chips chaining).
- o Less sensitive to the risk of failure propagation.
- All of these advantages for a small increase of the layout surface and for a similar power consumption (still to be measured).



Layout result

"new version" with serial interface : 1.432mm2

"old version" with shift register : 1.334mm2



- o AMS 0.35 μ m in CMOS process
- o Design in VHDL.
- o Synthesis with RTL compiler.
- o Floorplanning and place and route with first Encounter (CADENCE tools).
- o Return from fab on October



- o AMS 0.35 μ m in CMOS process
- o Switch integrator
- o Folded cascode with feed forward compensation technique
- o 4 gains (10pF 200fF 100fF 50fF)
 - o 100 mV/pC, 4 mV/fC, 7 mV/fC, 10 mV/fC
- o Main goal is to detect pulses as low as $\underline{2fC}$
- o Return from fab in October
 - o Tests will be performed with standard comparator



AC response for the 4 integrator capacitor

LC_RD_2009 SM_pc_2009 schematic : ... 6 08:04:58 2009















Qin = 42 fC Cf = 50 fF



Conclusion

<u>ASIC:</u>

- o Return from fab : October
- o Tested before the end of this year
 - o Digital part
 - o Analog part
 - o Mixed analog and digital

o Next step

o Digital part can be implemented in DIRACX/HARDROCX