

Omega

SPIROC ADC measurements

<http://omega.in2p3.fr/>



S. Callier, F. Dulucq, C. de La Taille,
M. Faucci, R. Poeschl, L. Raux, J.
Rouenne, V. Vandenbussche




Orsay MicroElectronic Group Associated

S-curves on fast shaper



- Trigger efficiency versus Threshold (1UDAC=2mV)
- $Q_{inj}=50$ fC (1/3 pe-)













- ADC alone on SPIROC2
- External DC input
- « Gaussianness »
- noise
- Linearity
 - Steps of $250\mu\text{V}$ between 1.2 and 2.5 V input
- Stability
 - Measurements during 48h

Gaussienne – Forme typique




- No tails,
- good uniformity between channels







Mean(Voltage)




Mean(Voltage)




Residual(Voltage)



Residual(Voltage)




RMS(Voltage)



Chip 1


RMS(Voltage)




Chip 2

- RMS increasing as a function of amplitude (in sqrt)
- Expected from noise on ramp increasing with time (parallel noise)

Mean(Channel_relative)1



Mean(Channel_relative)2




Chip 1

1.6V
2V
2.4V


Chip 2

RMS(Channel)




1.70V
1.95V
2.45V


Mean(Time)




Voltage(Time)




Mean(Time)




Voltage(Time)




Bandgap(Time)



Bandgap(Time)





Residual_Voltage



Pas de corrélation évidente entre le bandgap et la stabilité de l'ADC.

- ADC performance OK in 12 bits
 - ADC range : 1.2 V, LSB=300 μ V
 - Linearity : ± 1 UADC/4096
 - Noise : 0.5-1 UADC but possibly coherent...
 - Stability : ± 2 UADC @ 48 h

- Next steps
 - More stability measurements
 - Full chain measurement
 - Power pulsing operation



GRPC


Fully equipped large scalable detector to be soon tested in cosmic rays bench and in test beam at cern in **summer 09**

- 2 boards with 24 HaRDROC2
- Validation of readout on long bus lines
- Preliminary power pulsing looks clean.
 - Expect 10 mA for full slab !





SPIROC : One channel schematic



8-bit DAC
0-5V

DAC output

Common to the 36 channels

10-bit DAC

TDC ramp
300ns/5 μs

Time measurement

12-bit Wilkinson ADC

Conversion 80 μs

