Status of the 10.000 channels Altro system

Leif Jönsson

10.000 channels = 78 front end cards	
Naked boards produced:	100 boards
Mounted boards 20 MHz: prototype series first delivery second delivery Mounted boards 40 MHz	5 boards 20 boards 60 boards 10 boards

 \Rightarrow In total

95 boards

These, however, include the 6 that are going to Japan

There is an interest from outside institutes to receive either FEC's or PCA16 chips.

Tests of the FEC's

Every board is tested in the following way:

- Check that the currents are correct
- Perform a test of the registers in the Altro by feeding in different numbers and reading them back to check that they remain the same
- Perform pedestal runs for all parameter settings of the PCA16 and check that the pedestal and noise levels are within limits
- Inject charge by pulsing a wire which is applied across the signal cables (kapton cables)

Some picture of the test set up





Power settings





🗹 Load lookup tables at power on 🔚 Load lookup tables at Start DAQ PCA settings Polarity Shutdown Preamp enable 斗 Gain 🔍 Shaper 1,000 - Decay time PcaLoad [2003-02-58 18:24:11] 2KA: FOM 20 0 KC00 14000000 F0 14000000 21 1 KC01 34F144F F1 0 25 1 KC01 [2009-05-28 16:54:11] Retrieving PCA settings. [2009-05-28 16:54:11] SRV: "PCA SR 128 DAC 1000 ERR 0 2009-05-28 16:54:13] Stopping DAQ 2009-05-28 16:54:13] SRV:*STATUS DAQ 0 RUN 0 LOG 1 MON 1 EVT 515 TYPE 3 MODE 1 RUNNE 7165 L Stop DAQ 2009-05-28 16:54:15] Powering off... 2009-05-28 16:54:20] SRV: "POW S0 1 RCU0 14000000 P0 0 S1 1 RCU1 3FE1FFE P1 0 S2 1 RCU2 FFFF1D] [2009-05-28 16:54:22] Powering on and loading lookup table . Start run [2009-05-28 16:54:29] SRV:*POW S0 0 RCU0 14000000 P0 14000000 S1 1 RCU1 3FE1FFE P1 0 S2 1 RCU2 [2009-05-28 16:54:54] Starting DAQ [2009-05-28 16:54:54] *START CONTROL 1 MODE 1 TYPE 3 LOAD 2 2009-05-28 16:54:55] SRV:*STATUS DAQ 1 RUN 0 LOG 1 MON 1 EVT 515 TYPE 3 MODE 1 RUNNB 7165 L [2009-05-28 16:54:55] Retrieving power status.. [2009-05-28 16:54:55] SRV:*POW SO 0 RCU0 14000000 P0 14000000 S1 1 RCU1 3FE1FFE P1 0 S2 1 RCU3 [2009-05-28 16:54:55] Retrieving PCA settings... [2009-05-28 16:54:55] SRV:*PCA SR 128 DAC 1000 ERR 0 Status Run comment (max 240 characters): Events: 515 Run:7165 [2009-05-28 15:18:27] Exit --- Write run comment ---Physics \bigcirc Pedestals ⊖ Test Run type: 🖌 Logging Run mode: 1 Read events

-

012345678910112344567890202224256722361 0123456789101123456789202224256722361 RCU1

RCU2

Monitor

Typical pedestal runs (FEC 26)







Noise distribution of 3000 channels in the 3 module set-up with gain 12 mV/fC and shaping time 120 ns Note: the average noise is 314 electrons

Summary of pedestal and noise (FEC 26)

polarity.50000 + gain.10000 + shaper.1000 + dac.3



——— Same polarity ———

Status of FEC tests

Tested so far:	5 from the prototype series 20 from the first delviery 29 from the second delivery
\Rightarrow In total:	54 FEC's
Remain to be tested:	31 from the second delivery 10 with 40 MHz Altro

The tests of the FEC's with 40 MHz Altro's will be done at 20 MHz to start with For tests at 40 MHz a 40 MHz sampling clock is needed in the RCU (firmware)

Future plans

- Perform tests with 10.000 channels
- \Rightarrow bring the FEC crate + FEC's + RCU + computers to Lund
- Every RCU can take 32 FEC's
- \Rightarrow 3-4 RCU's are needed depending on how the FEC's are distributed
- The DAQ system is prepared to run with 10.000 channels but has to be tested
- Temperatur sensors for the FEC's have to be developed
- A new cooling system has to be designed
- In addition to the tests described above, also Altro memory tests will be performed
- Get the distribution box running (Brussels), since this is needed to in order to operate the TPC together with the pixel detector