FCAL: Status Report: (FEE)

M. Idzik for FCAL Collaboration

Department of Physics and Applied Computer Science AGH University of Science and Technology

EUDET SC-meeting 31 August 2009

イロト イポト イヨト イヨト

ъ

Outline

- Front-End development
- 2 Development of 10 bit ADC
- Peripheral circuits
- Digital processing and data concentrator
- 5 Full chain Test setup (beam) preparation

6 Summary

イロト イポト イヨト イヨト

3

LumiCal Readout System



イロト 不得 とくほと くほとう

3

Front-end requirements (old)



Components

- Charge amplifier
- Pole zero cancellation
- 1st order shaper

イロト 不得 とくほ とくほう 二日

- $C_{det} = 10 \div 100 \text{ pF} \rightarrow \text{charge sensitive amplifier}$
- $\Delta t \simeq 300 \text{ ns}
 ightarrow T_{peak} \simeq 60 \text{ ns}$
- Two independent modes: physics and calibration (MIP)
 → gain switched as a configuration option
- Physics mode: $Q_{max} \approx 10 \text{ pC} \rightarrow C_f \approx 10 \text{ pF}$
- Calibration mode: *S*/*N* > 10 for MIP

Example pulse shape and linearity





- For physics mode $Q_{in} = 3.3 \text{ pC}$ (upper left)
- In calibration Q_{in} =≈ 10 fC (left)

・ロン ・ 一 レ ・ 日 と ・ 日 と

э

Linear up to 10 pC

Front-end parameters summary

Mode	Gain	Noise@50pF	Linearity	Rate	Crosstalk
	[mV/fC]	[fC]	[pC]	[MHz]	[%]
Physics	0.107	0.62	10	3	≈1
Calibration	≈20	0.28	0.035	2.5	≈0.1

- Similar results for both R_F and MOS configurations (MOS slightly better)
- Crosstalk needs to be measured with sensor fanout
- Power consumption per channel is 8.9 mW
- Noise in details:
 - Noise_{phys}[aC] = $522 + 2.08 \cdot C_{in}[pF]$
 - Noise_{cal}[aC] = $48 + 4.65 \cdot C_{in}[pF]$

イロト イポト イヨト イヨト 二日

Front-end status and future plans

- Status
 - First prototype tested and ready for tests with sensor
 - Single prototype ASIC comprises of 8 channels
 - Parameters meet specifications
- Future plans
 - Tests with sensor and fanout
 - Measurements on test beam
 - Will we need new prototype ?, are there still some parameters to be fixed ? (Switching on/off needs to be added)

M. Idzik, Sz. Kulis, D. Przyborowski, "Development of front-end electronics for the luminoisty detector at ILC" Nucl. Instr. and Meth. A 608 (2009) pp.169-174

イロト イポト イヨト イヨト

ADC Requirements



- Speed or clock frequency
 - 3MHz when one ADC per channel ← most probable conf.
 - 30MHz when one ADC per ${\sim}8$ channels
- 10 bits at the moment
- Power efficient & small area
- Fully differential pipeline architecture
- S/H can be a part of ADC or front-end channel \rightarrow two prototypes with and without S/H designed

프 🖌 🛪 프 🕨

ъ

ADC Test Setup



- Signal from AWG2021 generator
- External single-ended to differential converter
- Software digital correction (first prototype)
- FPGA based (Altium nanoboard with Xilinx Spartan2E) DAQ



FPGA based DAQ

イロト 不得 トイヨト イヨト

ъ

ADC - First prototype

- Only 8 pipeline stages
- No digital correction
- Fully functional
- Works up to 35 MHz
- max INL < 3 LSB</p>





イロト イポト イヨト イヨト

э

M. Idzik, K. Swientek, S. Kulis, "Development of Pipeline ADC for the Luminosity Detector at ILC", Proc. 15th Int. Conf. "Mixed Design of Integrated Circuits and Systems" MIXDES 2008, Poznan, Poland, 19-21 June 2008, IEEE Xplore database

ADC - Second prototype



M. Idzik, K. Swientek, S. Kulis, "Design and measurements of 10 bit pipeline ADC for the Luminosity Detector at ILC", will be presented at TWEPP2009, Paris september 21-25 2009, http://twepp09.lal.in2p3.fr

ADC - Second prototype - linearity

- Good INL (<1LSB)</p>
- Good DNL (<0.5LSB)
- Works up to 35 MHz



Dynamic measurements 30 MHz



- Very preliminary, first measurements
- SNHR (noise) is good
- SINAD affected by harmonic distortions which may come from setup; pure differential sine signal generator needed .

ADC summary and future plans

Summary

- New 10-bit ADC prototypes are fully functional
- They work up to about 35 MHz as expected
- Static measurements show good DNL, INL & ENOB
- Dynamic measurements need setup improvements
- Power consumption can be scaled with frequency
- Future plans
 - Measurements
 - Continue static and power measurements
 - Precise dynamic measurements
 - Clock and power switching tests
 - Prepare multichannel version

(4回) (日) (日)

10 bit general purpose DAC design

- Designed, fabricated and tested
- Fully functional
- High-swing voltage output
- Core area 0.18 mm²
- Power cons. < 0.6 mW</p>
- max INL < 0.42 LSB</p>
- max DNL < 0.42 LSB</p>

D. Przyborowski, M. Idzik, "Development of a General Purpose Low-power Small-area 10 bit Current Steering CMOS DAC", Proc. 15th Int. Conf. "Mixed Design of Integrated Circuits and Systems" MIXDES 2009, Lodz, Poland, 25-27 June 2009, IEEE Xplore database



FCAL: Status Report: (FEE)

Other designs

- Bandgap reference voltage designed and fabricated, to be tested
- Fast (>500 MHz) LVDS transmitter and receiver designed and fabricated, to be tested

イロト 不同 とくほ とくほ とう

э

Digital processing & data concentrator

- Waiting for better detector specification \rightarrow data flux
- Pure digital design so can be done fast in comparison to front-end and ADC
- Will first be designed and tested with FPGA
- After FPGA tests ASIC implementation should be fast (mounth or two)

イロト 不得 とくほ とくほ とう

Test setup (beam) preparation

- Silicon sensors from Hammamatsu ready and preliminary I-V and C-V measurements performed
- First fanout structures designed and fabricated
- Prototype front-end (8 channels) ASICs will be used
- External ADC will be used since the prototype ADC ASIC is not yet multichannel
- PCB board for test setup designed and produced

・ 同 ト ・ ヨ ト ・ ヨ ト …

Summary

- Front-end prototype ready for test beam
- New almost complete ADC prototype under tests, preliminary results promising
- Peripheral circuits (DAC, Bandgap, LVDS) designed, fabricated and partially tested
- Data concentrator will be first implemented as FPGA circuit, so no need for ASIC prototyping
- Full chain Test setup (beam) preparation in progress

イロン 不得 とくほ とくほ とう

э