


Omega

CALICE/EUDET FEE status


C. de LA TAILLE




Orsay MicroElectronic Group Associated



SPIROC
Analog HCAL
(SiPM)
36 ch. 32mm²
June 07




HARDROC
Digital HCAL
(RPC, μ megas or GEMs)
64 ch. 16mm²
Sept 06





SKIROC
ECAL
(Si PIN diode)
36 ch. 20mm²
Nov 06

- Technological prototypes : full scale modules ($\sim 2\text{m}$)
- EUDET EU funding (06-09)
- ECAL, AHCAL, DHCAL
- B=5T







- 240 chips HARDROC1 produced in june 2007 to equip 4-chip and 24-chip RPC and Micromegas detectors
 - Package PQFP240
 - Not completely power-pulsed
- 400 chips HARDROC2 produced in june 2008 to equip 24-chip RPC and Micromegas for square meter
 - 3 thresholds (0.1-1-10 pC)
 - Power pulsed to 5-8 $\mu\text{W}/\text{ch}$
 - Package TQFP160
- **Essential for readout + DAQ2 validation**
- Full production run : end 2009
 - After validation on detector



TQFP: t=1.4 mm


Trigger efficiency measurements

Omega




Power pulsing


- Total power on : 100 mW
- Total power off : 10 μ W
- Power dissipation
 - 1.5 mW/ch continuous
 - 25 μ s awake time
 - 7.5 μ W/ch with 0.5% duty cycle
- 10 μ W/ch = 24h operation of full slab with 2 AAA batteries !



PA	5.46mA	DAC	0.84mA
3 FSB	12.3mA	BG	1.2mA
SS	9.3mA	vddd	0.67mA
3 Discris	7.3mA	vddd2	0.4mA (=0 if 40MHz OFF)
TOTAL	38mA		




Readout validation with HARDROC



Assembled(IPNL)

Fichier Vertical Base de temps Déclenchement Affichage Curseurs Mesure Math Analyse Utilitaires Aide


Daisy chain measurement



C1	C2	C3	C4
DCIM	DCIM	DCIM	DCIM
1.00 V/div	1.00 V/div	1.00 V/div	1.00 V/div
-1.010 V ofst	-1.500 V ofst	-3.560 V ofst	570 mV offset
12 mV	3.310 V	558 mV	26 mV
5 mV	536 mV	536 mV	48 mV
-7 mV	-2.774 V	-22 mV	22 mV

Tbase	-616 μ s	Déclenchem	C1 DC
	200 μ s/div	Normal	1.19 V
	200 kS	100 MS/s	Front
			Positive
X1=	325.79 μ s	Δ X=	-160.00 μ s
X2=	165.79 μ s	1/ Δ X=	-6.2500 kHz

Waiting for Trigger



GRPC

Slab #1

DIF #1

Slab #2

DIF #2


DIF #3

Fully equipped large scalable detector to be soon tested in cosmic rays bench and in test beam at CERN in **summer 09** [I. Laktineh et al.]

Similar development with μ MEGAS [C. Adloff et al.]

A NICE PROOF of INFRASTRUCTURE


- Internal input 8-bit DAC (0-5V) for individual SiPM gain adjustment
- **Energy measurement : 14 bits**
 - 2 gains (1-10) + 12 bit ADC 1 pe \rightarrow 2000 pe
 - Variable shaping time from 50ns to 100ns
 - pe/noise ratio : 11
- **Auto-trigger on 1/3 pe (50fC)**
 - pe/noise ratio on trigger channel : 24
 - Fast shaper : \sim 10ns
 - Auto-Trigger on $\frac{1}{2}$ pe
- Time measurement :
 - 12-bit Bunch Crossing ID
 - 12 bit TDC step \sim 100 ps
- Analog memory for time and charge measurement : depth = 16
- Low consumption : \sim 25 μ W per channel (in power pulsing mode)
- Individually addressable calibration injection capacitance
- Embedded bandgap for voltage references
- Embedded 10 bit DAC for trigger threshold and gain selection
- Multiplexed analog output for physics prototype DAQ
- 4k internal memory and Daisy chain readout



ECAL board FEV7 with SPIROC2



- 200 chips SPIROC1 produced in nov 2006
 - Package PQFP240
 - Good analog performance
 - Bug in ADC ramp : no digital data out !
- 50 chips **SPIROC2** produced in june 2008 to equip AHCAL and ECAL EUDET modules
 - **Fulfilled EUDET milestone**
 - Package TQFP208
 - Difficult slow control loading
 - Measurements (slowly) coming in
 - Complex chip
 - Collab LAL, DESY, Heidelberg
- External requests :
 - astrophysics PEBS (Aachen), medical imaging (Roma, Pisa, Valencia...), nuclear physics (IPNO), Vulcanology (Napoli)



HBU0 status

©M. Reinecke (DESY)

2 setups available

SPIROC1

Connectors:
Signal
Power


SPIROC2

DIF FPGA


CALIB

USB / DAQ




Flexleads



SiPM 753 SPIROC HG 100fF 50ns external hold




Cf = 700fF, Tau=50ns Cc=100pF, 20dB




Internal 12-bit ADC performance



Mean(Voltage)



Mean(Channel_relative)1





Residual(Voltage)





- Silicon Kalorimeter Integrated Read Out Chip (Nov 06)
 - 36 channels with 15 bits Preamp + bi-gain shaper + autotrigger + analog memory + Wilkinson ADC
 - Digital part outside in a FPGA for lack of time and increased flexibility, **but cannot be used on an ASU or FEV**
 - Collaboration with LPC Clermont



- SKIROC1 useless with detector (no readout)
- SPIROC2 used as SKIROC emulator
 - 36 channels only
 - Limited dynamic range (~ 500 MIPs)
 - Tests starting with FEV7
 - Noise tests on testboard proceeding (ENC ~ 1 ke-)
- R&D will continue within CALICE
 - SKIROC2 to be submitted with production run
 - Expensive ASIC ($70 \text{ mm}^2 = 70 \text{ k€}$) \Rightarrow MPW not worth it
 - 64 channels
 - 95% identical to SPIROC (only preamp differs)

- Data rate (Spiroc/Skiroc) : naive estimate
 - Volume : $36\text{ch} * 16\text{sca} * 50\text{bits} = 30 \text{ kbit/chip}$
 - Conversion time : $16 * 80 \mu\text{s} = 1.5 \text{ ms}$
 - Readout speed 5 MHz (could be increased to 10-20 MHz)
 - 8 chips/DIF line (one FEV only)
 - Total : $1.5\text{ms} + 30000 * 200\text{ns} * 8 = 50 \text{ ms}/16 \text{ events} = 3 \text{ ms/evt} \Rightarrow 300 \text{ Hz during spill}$
- Overall readout rate
 - « Add » 1-10% power pulsing : 3-30 Hz effective rate
 - Pessimistic as assuming all chips full
- Note : readout electronics designed for ILC low-occupancy, low rate detector **≠ Testbeam !!**




- 2nd prototypes of HARDROC (DHCAL) and SPIROC (AHCAL+ECAL) submitted in june 08
- DAQ part being validated with HaRDROC
- Power pulsing tests essential now at system level
- Front-end boards first prototypes coming in
- DAQ interface (DIF boards) prototyped


- Tests are very complex and essential
- Still need to validate noise, autotrigger, ADC, power pulsing with detector.





Read out: token ring

- Readout architecture common to all calorimeters
- Minimize data lines & power







FEV5 : new PCB for ECAL




*Global dimensions :
180*180 mm, thickness 1.2mm*



*pixel dimensions : 4*4 mm*



0.15mm < depth < 0.17mm



0.6mm < depth < 0.7mm