


# Chronopixe first prototype tests



J. E. Brau, N. B. Sinev, D. M. Strom University of Oregon, Eugene

C. Baltay, H. Neal, D. Rabinowitz Yale University, New Haven


EE work is contracted to Sarnoff Corporation



#### **Outline** of the talk




- Recall how chronopixel works
- Milestones
- Test stand design and software
- Test results
  - Problem with power distribution found
  - **Performance parameters**
  - **⋄** Noise level
  - **Solution** Comparators offsets spread
  - **♦ Fe55 source test**
  - **\( \bar{\cut} \) Leakage currents.**
- Conclusions
- Next steps



## **How Chronopixel works**




- When signal generated by particle crossing sensitive layer exceeds threshold, snapshot of the time stamp, provided by 14 bits bus is recorded into pixel memory, and memory pointer is advanced.
- o If another particle hits the same pixel during the same bunch train, second memory cell is used for this event time stamp.
- O During readout, which happens between bunch trains, pixels which do not have any time stamp records, generate EMPTY signal, which advances IO-MUX circuit to next pixel without wasting any time. This speeds up readout by factor of about 100.
- O Comparator offsets of individual pixels are determined in the calibration cycle, and reference voltage, which sets the comparator threshold, is shifted to adjust thresholds in all pixels to the same signal level.
- o To achieve required noise level (about 25 e r.m.s.) special reset circuit (soft reset with feedback) was developed by Sarnoff designers. They claim it reduces reset noise by factor of 2.




## **Simplified Chronopixel Schematic**





**Essential features: Calibrator, special reset circuit** 



## **Calibration procedure**







Figure 10.3 Timing diagram showing the calibrator operation

O During calibration, comparator reference voltage changes from Vlow to Vhigh in 8 steps, controlled by Cal\_CLK clock pulses. As soon as it reaches the value when comparator flips, state of the clock counter is recorded into calibration register – individual for each pixel. During normal operation this register is used to set comparator offset for a given pixel.



## Sensor design





P-well n-well
P-sub





Figure 11.1 Proposed pixel architecture employing the deep p-well layer

Figure 6.3 Comparison of the vertical cross section views of two pixels

#### **Ultimate design, as envisioned**

#### Two sensor options in the fabricated chips

TSMC process does not allow for creation of deep P-wells. Moreover, the test chronopixel devices were fabricated using low resistivity (~ 10 ohm\*cm) epi layer. To be able to achieve comfortable depletion depth, Pixel-B employs deep n-well, encapsulating all p-wells in the NMOS gates. This allow application of negative (up to -10 V) bias on substrate.





#### **Milestones**



- o January, 2007
  - Completed design Chronopixel
    - \* 2 buffers, with calibration
- o May 2008
  - Fabricated 80 5x5 mm chips, containing 80x80 50 μm Chronopixels array (+ 2 single pixels) each
  - ⋄ TSMC 0.18 µm  $\Rightarrow$  ~50 µm pixel
    - \* Epi-layer only 7 μm
    - ❖ Low resistivity (~10 ohm\*cm) silicon
    - \* Talking to JAZZ (15 μm epi-layer)
- October 2008
  - Design of test boards started at SLAC
- o June 2009
  - ▼ Test boards fabrication. FPGA code development started.
- o August 2009
  - Debugging and calibration of test boards
- o September 2009
  - Chronopixel chip tests started
- o February 2010
  - Chronopixel chip tests completed









# Test stand design. Block-diagram of FPGA board









# Block-diagram of chronopixel test board








#### **Test stand software**




- Since May 2008 I started development of test stand software.
- Graphical User Interface was developed on the basis of Motiff library for Unix.
- Main idea of how to provide large number of different control signal waveforms was to use very fast waveform memory in the Xilinx FPGA. Memory has 32 bit wide words, and its capacity is 4096 such words. Each bit of the memory output register is connected to some of chronopix control signal wire. Memory address is increasing with 80 MHz rate. So control signals have time bin width of 12.5 ns.
- There is another, larger memory (24 bits wide 16 kwords) for storing read back data from chrono pixels.
- Everything in test stand software is configured by set of text files in configuration directory. These text files contain all voltage settings, all waveforms information and list of all monitored voltages and currents together with calibration constants.



#### **Test stand software - continue**



- Configuration directory also contains list of commands, which are assigned to buttons on the GUI. This list can be changed, and command buttons number and assigned commands will change without need of any code recompiling.
- O All commands (performed by button clicks), are automatically saved in log files. Log files are named by current date, and each day will have only one log file, even if you restart GUI many times. Log file contains also all voltage settings.
- Another file, automatically created and filled is the monitored values records.
- Yet another files, created automatically by some of the tests –
   KUMAC files for use with PAW
- For every KUMAC file, record in the testcond.txt file is created, containing specific settings for the test and operator comments.



## **Test Stand GUI**



Exit Plot	t monitors Plot	waveforms								HELP
date:	}eb 16 2010	time:	11:23:40	Power:	Ĭ ON		Sensors:	ĎFF	mon.int(ms):	Ž000
V33Vdd	Ĭ 3.2797	I33Vdd	I 1.9722	V25Vdd	i [2.50	98	I25Vdd	ĭ 3.0330	V18Vdd	ĭ 1.8146
I18Vdd	19.4180	VMVdd	Ĭ 1.2295	IMVdd	Ĭ 2.82	24	VPixVdd	Ĭ 2.1684	IPi×Vdd	[ 0.0000
VA18Vdd	<u> 1.8189</u>	IA18Vdd	Ĭ 0.0000	VCAL	Ĭ 1.30	36	IVCAL	Ĭ 0.0062	VHIGH	Ĭ 0.8180
IVHIGH	-0.0052	VLOW	Ĭ 0.8187	IVLOW	}-0.04	53	VVbb	Ĭ 1.1934	IУЬЬ	20.3019
VBias1	Ĭ 0.5890	IBias1	Ĭ 1.0035	VBias2	2 [ 0.78	96	IBias2	ĭ 3.8722	VSwitch	Ĭ 0.0006
VSubst	}-0.0057	Temp1	33,3944	21						
TstVctA:	)0x0	TstVctB:	)0x1fff	AltClk	7		Pixels:	Ĭ Array	Crnt mode:	jnemrd2
V33Vdd	3.300@ V25Vdd	2,5000	V18Vdd	1,8000	Connect	SetVhVl	MemRst	SetRowOffs	ShowR0I	SlctRow
MVdd	1.2000 VPixVdd	2,2000	VA18Vdd	1.8000(	PowerON	SetVhV1I	)if MemWrite	Probe	ShowRead	TestPxl
VCAL	1.3000 VHIGH	0,8170	VLOW	0.8170	StartMon	ReadCSR	MemRead1	ProbeRun	RefreshWF	SFon/off
VVbb	1.2000 VBias1	0,6000	VBias2	0.8000 <u>č</u>	StopMon	ChangePa	mr MemRead2	DoSng1	ShowHisto	AquireHits
VSubst	0.0000 MonInt	10.0000			Power0FF	Calibr	SetROIA	Run	WFModif	AqHitsRun
					SetAllV	MemInit	SetROIB	Stop	SetIdleV	closeUSB
IdleVec:	)0x14c839	InitVec:	)0x14c839	RowToSi	h: 5		RowOffs:	123	Clk speed:	Ĭ High





## **Waveform Display Example**



Test Stand GUI has a button for displaying waveforms. You can select (from drop down menus) which waveforms to display, the mode of operation to display, and clocks range – as some waveform may be too long to be shown on the display from start to the end.


Example at right – waveforms used in most noise measurements with Test Pixel A. They provide initial reset memory to 0, then manipulations to record comparator status, and then reading out results. As soon as file, describing WF is modified, new waveforms immediately can be displayed, no need to restart GUI.






# **Teststand is working!**








## Tests plan




- First tests will be done with single pixels (Test pixel A and B) to learn how everything works.
- The most important part of the tests is to check, if calibration procedure works, and is 2 mV range enough to cover offsets in all pixels.
- O Next test will be to check memory operations. In principle, writing into time stamps memory is only done by pixel comparator, sensing signal. But for testing of memory proper operation, external write signal can be used to record any value into all memory cells simultaneously and when read it back cell by cell.
- After memory operations established, we can do the whole bunch of tests noise measurements, the range of comparator offsets, pixel leakage currents and so on.
- $\circ$  If everything goes smooth, even for some part of the pixels, Fe55 source can be used to determine sensitivity (expected 10  $\mu V/e$  depend on pixel capacitance) .
- Of course, power consumption, and all questions concerning 3MHz time stamp bus (crosstalk, recording errors) operation should be investigated.




# Method of noise measurements – threshold scan






- o Horizontal axis on the plot at left shows comparator threshold (set by connecting reference input of comparator to calibration selected tap of resistive ladder and setting voltages Vlow and Vhigh, on the ends of the ladder. (These voltages differ only by 2 mV!). Values shown on x axis are Vhigh. Vlow is always by 2 mV lower.
- Vertical axis shows number of cases than comparator at the sampling moment appeared fired (which means it sensed input voltage as lower than reference remember we expect negative signals). Notice, entire range of x axis values is only 2 mV on this plot!



#### Test results for test pixels




- As was mentioned earlier, in addition of array of 6400 pixels, each chip contains 2 test pixels, which could be accessed without involving addressing logics. This pixels were tested first, and it was found:
  - **Memory operations are working as designed. Maximum timestamp recording speed 7.27 MHz (we need at least 3 MHz).**
  - **Solution** Calibration circuit operates properly.
  - Noise level looks like higher than expected. However, because it is difficult to make test with Fe55 source with single pixel (too small area), we can't express noise in the units of charge. From the estimation of sensor capacitance (~ 7.5 fF) we expect reset noise at the level of 800  $\mu V$ , measured value ~ 1.3 mV. If our estimation of capacitance is correct, the sensitivity is 21.3  $\mu V/e$ , so noise level is about 61 e. In fact, from Fe55 signal in pixel array, sensor capacitance is rather 4.5 fF, so measured noise is 36.4 e. Specification is 25 e. For single pixel we can't implement "soft reset", which, by designers claim should reduce noise by factor of 2. So final noise figures will be discussed in pixel array test results.




## Pixel array: Problems with power distribution ...




- Correct memory operation for array of 6400 pixels is shown with green color. Readout starts from non-existing row 123 to make sure correct operation of row 0 is not correlated with it to be first in readout sequence.
- As we can see, only 3 first rows of pixels A (columns 0-40) and 1 row of pixels B shows correct memory operations.
- Gray color corresponds to pixels, claiming they are "empty", do not have anything recorded.
- Red color corresponds to pixels, which have different read back value from the written to memory value.






#### **Around sensor schematics**










# **Power distribution problem**








- On the left you can see the value of crosstalk in individual pixels for 3 rows of pixels A from pixel reset signal. This signal is formed in each pixel and has amplitude equal to 3.3V supply. We can see, that signal is larger at the start of the row. This tells us, that 3.3V drops as it reaches farther along row.
- O Same can be seen from right plot. It shows source follower output level for different pixels depending on the Vbb bias. This bias control current through source follower, and higher bias value leads to lower output level. So, Vbb also drops along row.



## **Power distribution problem (why?)**




- o The resistivity of most metal layers in TSMC 0.18 process is 80 mohm/□. So, with trace width 0.23 μm 1 cm trace would have resistivity of 3.5 Kohm. Middle of the row is 2 mm from the edge, so current 0.6 mA will create 0.3 V voltage drop. From the total current for all rows for 3.3 V (~5 mA) I expect only 0.0625 mA/row but I can't be sure that current is distributed evenly. It is reasonably to suppose that current drops in higher rows, as voltage drops not only along row, but also from row to row. So, trace resistivity is a realistic explanation of observed effects.
- O And result of it is, that in the fabricated prototypes only few first rows are working (in fact, only one first row for pixels B, and 3 rows for A). It was found, that most critical is the drop of 1.8 V supply (may be just because it is highest current circuit). And we can slightly increase number of operating rows by boosting 1.8 V supply to 2.1 V.



#### **Noise measurements**




- or "kTC" noise the thermal noise on the RC circuit. It does not depend on R, but if R is low, the bandwidth of the comparator may be not enough to see high frequency components. We can adjust the reset gate resistance by changing 3.3V supply and see that noise reaches reset noise values. This is most clean method, as it does not involve pulse on reset gate, which can lead to additional noise from cross talks. From calculations, noise level is ~ 2000 μV/sqrt(C(fF)). For pixels A observed noise is 1.13 mV, which corresponds to C=3.1 fF. Another method measurement after reset gives 1.2 mV.
- If we try to estimate sensor capacitance from sensor area and depletion depth for 10 ohm·cm silicon, we should expect C ~7.5 fF.
- O So, may be resistivity of our silicon is a bit higher. Also, chip is certainly hotter, than room temperature. Anyway, estimation of the sensor capacitance, made from Fe55 signal indicates sensor capacitance value of about 4.5 fF almost consistent with noise figure.



#### **Soft reset works?**




Varying reset pulse parameters, I was able to achieve noise distribution with  $\sigma$ =0.86 mV. This is better than noise measured with high resistivity of reset transistor (1.13 mV). So, may be special forming of reset pulse really helps. I did not have enough time to investigate this in details. And for pixels B I could not find such parameters that would noticeably improve noise compare to high resistivity measurements. Pixels B in general have much worse performance, but I don't know if it is because of deep n-well employed here, or just because they are farther on the power bus.




#### **Comparator thresholds spread**



We need the ability to set thresholds in all pixels at the level of about  $5 \sigma$  of noise with accuracy of about 1 o. With specified sensors sensitivity of 10 µV/e and specified noise of 25 e, that means that after calibration threshold accuracy should be 250 µV, and from the fact that calibrator has 10 steps, total spread of comparator offsets before calibration should not be larger than 2.5 mV. From plot at right (after correction for systematic shift due to power problems) spread  $\sigma$ =4.1 mV, and full spread is  $6 \sigma$ , 24.6 mV - 10times we want. However, situation is a little better if we take into account that our real sensitivity is about 3.5 times higher than specified (see Fe55 test results).







#### **Test with Fe55 source**



- O Distributions of number of hits above threshold with and without Fe55 source placed above chronopixel device are shown at right (without source dashed line). Maximum signal seen is about 50 mV, and it corresponds to ~1400 e generated by Fe55 X-rays of 5.9 KeV. So, sensor sensitivity is ~35.7 μV/e, exceeding specified 10 μV/e.
- This sensitivity tells us, that sensor capacitance is ~4.48 fF
   (compare to estimation of 3.3 fF
   from noise measurement and 7.5
   fF from sensor area and calculated depletion depth).






## Leakage currents measurement.




O Moving sampling point relative to reset pulse, I was able to measure voltage drift of about 0.1 mV/μs both for pixels A and B. Applying measured value of sensor capacitance 4.48 fF, we will get the value of leakage current of 4.48 · 10<sup>-13</sup> A per pixel, or 1.8 · 10<sup>-8</sup> A/cm<sup>2</sup>. This is comfortable value.



#### **Conclusions**



- Tests of the first chronopixel prototypes are completed.
- Tests show that general concept is working.
- Mistake was made in the power distribution net on the chip, which led to only small portion of it is operational.
- Calibration circuit works as expected in test pixels, but for unknown reason does not work in pixels array.
- Noise figure with "soft reset" is within specifications (0.86 mV/35.7 $\mu$ V/e = 24 e, specification is 25 e).
- O Comparator offsets spread 25 mV is about 10 times larger than specified, but expressed in input charge (700 e) is only 2.8 times larger required (250 e). Reduction of sensor capacitance (increasing sensitivity) may help in bringing it within specs.
- Sensors leakage currents (1.8·10<sup>-8</sup>A/cm<sup>2</sup>) is not a problem.
- Sensors timestamp maximum recording speed (7.27 MHz) is adequate.



#### **Next steps**



- We plan to meet SARNOFF engineers in the beginning of April to discuss design of the next prototype. In addition to fixing found problems, we hope to move to deep p-well process, which will allow us to have high efficiency of hit registration.
- Simultaneously with production of next prototype, test stand will be modified.
- We hope to get next prototypes by the end of the year 2010, and will start testing immediately.