

# FRONT-END READOUT & DAQ for SI TRACKERS at LINEAR COLLIDER

Aurore Savoy-Navarro, Université Pierre et Marie Curie/CNRS-IN2P3, France

A. Charpy <sup>1)</sup>  
A. Commerma <sup>2)</sup>  
J. David <sup>1)</sup>  
A. Dieguez <sup>2)</sup>  
D. Dzahini <sup>3)</sup>  
A. Lhazar <sup>1)</sup>  
T.H. Pham <sup>1,4)</sup>  
A. Savoy-Navarro <sup>1)</sup>  
R. Sefri <sup>1)</sup>  
L. Vaubien <sup>1)</sup>

1) LPNHE-Paris  
2) Barcelone U.  
3) LPSC Grenoble  
4) Now at IPHC




International Linear  
Collider Workshop 2010

Friendship Hotel, Beijing, China, 26-30 March 2010



# R&D on Front End Electronics

The FEE is closely related to the fact 1) that microstrips are currently the baseline for LC sensors and 2) to the cycle of the ILC machine.



**Long shaping time (relatively slow cycle machine)**

**Power cycling (possible)**

**Digitization and pre-processing** : Take advantage of the time between inter-bunch trains for highly processed, controlled, fault tolerant and flexible readout (fully programmable).

# PURSUING OUR R&D LINE ON THE ELECTRONICS



# FEE basic piece:

- ❑ Goal: Integrate 2048 channels in 90nm (65nm?) CMOS:  
but by elementary blocks of 256 channels: multiplexing factor 256:1)
  - Amplifiers : 20 mV/MIP over 10 MIP range
  - Shapers : 500ns–2 $\mu$ s (now optimizing at 500 ns)
  - Sparsifier : Threshold the sum of 3-5 adjacent channels
  - Samplers : 8 samples at sampling clock period (80ns)  
Event buffer 8 depth
  - Noise baseline : O (375 + 10.5 e-/pF @ 1  $\mu$ s shaping, 200 $\mu$ W power)
  - ADC : 8 bit-ADC
  - Power dissipation/channel for the overall FE chain: 1-1.5 mWatt
  - Buffering, digital pre-processing
  - Calibration
  - Power switching (could save a factor of about 70)
  - Total number of readout channels: 10<sup>7</sup> channels



## Main features of the new circuit (new= currently under design)

128 channels: Preamplifier, shaper, sparsifier, analogue pipeline (8x8 cells), 8-bit ADC, plus structure de tests/block


2D memory structure: 8x8/channels

Fully digital control:


- Bias voltage (10-bit) and current (8-bit)
- Power cycling (in optional)
- Shaping time programmable
- Sampling frequency programmable
- Internal calibration
- Sparsifier threshold programmable per channel
- Event tag and time tag generation

.....

2 Trigger modes: Internal (integrated sparsification)  
External (LVTTTL) for beam test



# Developing a mix-mode FE readout with pulse-height reconstruction, zero suppression, full digital control (highly fault tolerant, flexible/robust) power cycling, in DSM CMOS technology




# BUT: Major changes

- Now 130nm IBM technology (previously UMC-130)
- Total revisit and optimization of the analogue main blocks (preampli+shaper; sparsifier+2D pipeline; ADC; DACs & controls)
- Revisit the targeted values of the main parameters to more modest values as the technology is much more sensitive.
- Modeling (VERILOGA) of the analogue part that follows the new design of each blocks in order to prepare the digital part while the analogue part is still in progress.
- Develop a mix mode simulation
- Define a modular architecture of the 128 channel chip by blocks of 32 (corresponding to the elementary multiplexing:1 ADC /32 channels)

**Goals: Submit each of the major blocks by mid May 2010 and, while they are in foundry, proceed to the full 128 channel chip design.**



# NEW SiTR\_IBM130-128




## New modular architecture




# FEE-chip: the basic blocks





## preamplifier - shaper block




Crucial piece!!  
 Modified parameters:  
 ✓ Preamp: 20 mV/MIP  
 over 10 MIP  
 ✓ Shaper: Peaking time at  
 0.5  $\mu$ s  
*Work in progress*



# FEE-chip: sparsifier+pipeline block




*Work in progress*



# FEE –ADC block


Two important elements of  
The Wilkinson ADC:  
The Comparator and Ramp  
Generator.  
Now: 8bit-ADC

*Work in progress:  
Block submitted to foundry  
May 2010*



# FEE-chip: DACs for voltage & current control



Courtesy D. Dzahini et al. (LPSC)



Low area implementation for R2RDAC

Based on the expertise of the LPSC Team we will explore several DAC Designs for the later version of the Chip (SiTR\_128)

**C2C versus Segmented Mode DAC:** speed; *dynamic range*; high value for  $C_U$



Presently: block with the previous DAC version translated in IBM-130 for May



# MODELING the FEE-RO chip

## ● Verilog-A modeling :

### Why Verilog-A modeling?

- Model analog channel
- Develop in parallel analog and digital
- Test and validate digital code concepts
- Verify interactions between the two sides
- Setup mixed signal environment while analog is not
  - available
- Faster simulations => faster debugging loops



# MODELING the FEE-RO chip

## ● Verilog-A modeling :


### **Work process**

- Code all non-generic components
- Use Cadence Model Writer
- Compile source codes to Virtuoso
- Generate symbols
- Draw schematics with models instances
- Simulate to validate model




# Verilog-A modeling :

## Example of Validation tests

Detector signal simulation



Preamp-shaper simulation



Full chain simulated including multichannel simulation: now refining modeling

# DAQ issues

- Processing of the data on detector at the various stages
- Synchronization
- Linking to the global DAQ
- Cabling

Work in progress, indeed mostly just starting...



# DAQ step 1: data processing on the module

Some challenging aspects/consequences of the elementary module microcosm:

✓ **High processing level on chip:** taking advantage of the machine cycle & the potential DSM CMOS tech., the chip includes a fair amount of data processing.

✓ **The readout pitch vs sensor size & channel number/module**

An elementary module in the designed architecture of the detector, will include a relatively large number of channels (Order 2000) because of the small **readout pitch (50  $\mu\text{m}$ )** and of the **large size of the sensor (10x10cm<sup>2</sup>)**.

For a basic multiplexing 256/1 at the ADC level, this means 8 FEE chips.

✓ **Connection of the chips onto the sensor:**


How to output the data is strongly related to the way the chips are connected on the sensor. Also various ways to gather them are under study (superchip or?)




- ❖ Choose to work as much as possible in parallel mode (vs daisy chaining)
- ❖ Concentrate the data output at the module level => 1<sup>st</sup> concentration step:  
Buffering plus some data output processing plus data synchronization

# DAQ step 1: very preliminary schematics

Explored solutions at the module level




8 SiTR\_256  
on kapton TAB  
linked to a buffer  
1<sup>st</sup> concentrator  
level/unit



8 SiTR\_256  
Gathered on a  
Superchip  
Including the  
1<sup>st</sup> concentrator  
unit


- Data are sent from each chip to the concentrator unit on module
- Synchronization via the bunch trains:
  - bunch addressing is performed at chip level by the internal chip clock
  - module & train synchronization from global DAQ via the concentrator unit

# DAQ step 2: gathering in parallel mode several modules into supermodules






13



3 “floors”:

F1: chip on sensor, full readout chain in a single chip (A/D, zero suppression, multiplex ...)



F2: on detector sides, daisy chains chips, data buffering, preprocessing ...

F3: processing, azimuthal sector, track reconstruction

Si Tracking DAQ – ILC workshop, Warsaw (june 08)


Not taken into account:  
FTD data  
Zero suppression ...

**Just starting to work on this item: lot to be done!!**

**Total number of modules:**  
500 (SIT) + 2500 (SET) + 2000 (ETDs)  
**5000 modules of 1792 channels**

**Total number of channels:**  
 $10^6$  (SIT) +  $5 \times 10^6$  (SET) +  $4 \times 10^6$  (2 ETD)  
 **$10 \times 10^6$  channels**  
~5.12 Gbytes

# Reading out the DAQ sub-elements





- On the “module”:  
Chaining of 8 SiTR\_130-256
- “Super Module”:  
Chaining the adjacent ladders toward a level 1 concentrator
- Half cylinder (“Detector Element”):  
Level 1 concentrator (toward level 2 ?)
- Toward the global Silicon DAQ system  
by Optical fibers
- Send to Global DAQ system


Depending on the final requirements

**Just starting to think about the topology design & how to build the DAQ chain:  
*Just getting our nose out of the FEE chip....* LOT to DO: setting of a task force**

# Machine cycle: CLIC vs ILC




CLIC & ILC: different e+ e- machines  
(technology, Ecm range)  
 ⇒ Thus their cycles are different  
 ⇒ so the environmental conditions  
 imposed to the detectors & their  
 associated electronics  
 ⇒ So also the Physics (going to higher  
 Energy)




# The CLIC case

The ILC VFE output



Adapting strip VFE (preamp+shaper) to CLIC has started.



VFE Paramètres (For CLIC case)	Cahier des charges	Circuit réalisé
Bruit du préamplificateur + shaper (à Cdet = 10pF)	~1000 e <sup>-</sup>	856 e <sup>-</sup>
Gain en charge en sortie du shaper	30 mV/MIP	27 mV/MIP
Consommation du préamplificateur	< 250 μW	240 μW
Consommation du shaper	< 100 μW	90 μW
Linéarité à 10 MIP	1%	1% (jusqu'à 18MIP)
Linéarité à 20 MIP	2%	3%
Temps de montée en sortie du shaper	10 - 25 ns	20 ns
Temps de descente en sortie du préamplificateur	< 250 ns	250 ns
Temps de descente en sortie du shaper	< 200 ns	< 120 ns





## Questions:

- Time Stamping O(100ps)? If needed where?
- One dedicated layer?
- 10ns requested anyway
- Pulse shaping at 20ns is feasible (?)
- Power dissipation? could be kept reasonable?

We also have some idea based on our LHC previous experience how to achieve a fast pulse reconstruction and get a time stamping with O(25ns) resolution.



# Test prototypes in realistic lab test bench or beam tests



DAQ test beam developments allow developing/exploring future DAQ strategy & Architecture => important!





# ELECTRONICS ROADMAP

- Go to 256 channels
- Go to deeper DSM when mature (90 or 65 nm)
- Thinning (50  $\mu\text{m}$ )
- Direct connection chip onto sensor
- Design/strategy of the DAQ architecture on detector:
  - => synchronization
  - => data processing, compacting & buffering
  - => cabling
- Linking with general DAQ
- Adapting FE to CLIC cycle
- Bunch tagging at CLIC
- Pursue developing TOT alternative

***As for all the Silicon Tracking R&D topics: have a short term baseline and  
Keep on developing longer term, beyond the baseline solutions.  
Each step in the development is submitted to the evaluation in realistic  
test beam conditions: important!***