

CALICE Second Generation AHCAL Developments



Riccardo Fabbri
on behalf of the *CALICE* Collaboration

LCWS/ILC 2010

Beijing, 28 March 2010

-
- ❖ Prototypes for the AHCAL Calorimeter
 - ❖ Mechanical Concept
 - ❖ System Subcomponents
 - ❖ Test Beam Campaign at DESY
 - ❖ Commissioning: Preliminary Results
 - ❖ Conclusions and Outlook

Prototypes for the Analogue HCAL

● **Physics (1st generation) prototype successfully used in test-beam campaigns at DESY, CERN & FNAL (2006-09)**

⇒ **to evaluate the calorimetry technology for ILC**

- $1m^2$ instrumented volume, 38 layers with $2cm$ absorber per layer
- Active layers made of scintillating tiles; 216 cells per layer, ranging from $3x3cm^2$ to $12x12cm^2$, individually readout by SiPMs
- 7608 channels in total; detailed $3D$ reconstruction of hadronic showers

Prototypes for the Analogue HCAL

- **Physics (1st generation) prototype successfully used in test-beam campaigns at DESY, CERN & FNAL (2006-09)**

⇒ **to evaluate the calorimetry technology for ILC**

- $1m^2$ instrumented volume, 38 layers with $2cm$ absorber per layer
- Active layers made of scintillating tiles; 216 cells per layer, ranging from $3x3cm^2$ to $12x12cm^2$, individually readout by SiPMs
- 7608 channels in total; detailed $3D$ reconstruction of hadronic showers

- **Technological (2nd generation) prototype under development/commissioning**


⇒ **Demonstrate feasibility to build calorimeter with fully integrated electronics meeting constraints of a real detector**

- Millions of channels to be handled (high-granularity calorimeter)
- Non-invasive integration needed; as close as possible to active area in detector
 - ❖ compact design with integrated sensors & electronics
 - ❖ minimum dead areas and power consumption
 - ❖ maximum compactification

Mechanical Concept

- Barrel of HCAL architecture:**
- scintillator-based calorimeter
 - granularity: $3 \times 3 \text{ cm}^2$ tiles
 - SiPM readout (one per tile)


DIMENSIONS ARE APPROVED/FIXED



Mechanical Concept

- Barrel of HCAL architecture:**
- scintillator-based calorimeter
 - granularity: $3 \times 3 \text{ cm}^2$ tiles
 - SiPM readout (one per tile)

DIMENSIONS ARE APPROVED/FIXED




- **SPIROC chip:**
handles signal from 36 SiPMs

Mechanical Concept

- Barrel of HCAL architecture:**
- scintillator-based calorimeter
 - granularity: $3 \times 3 \text{ cm}^2$ tiles
 - SiPM readout (one per tile)

DIMENSIONS ARE APPROVED/FIXED




- **SPIROC chip:**
handles signal from 36 SiPMs
- **HBU (HCAL Base Unit):**
hosts up to 12×12 tiles/4SPIROCs

Mechanical Concept

- Barrel of HCAL architecture:**
- scintillator-based calorimeter
 - granularity: $3 \times 3 \text{ cm}^2$ tiles
 - SiPM readout (one per tile)

DIMENSIONS ARE APPROVED/FIXED




- **SPIROC chip:**
handles signal from 36 SiPMs
- **HBU (HCAL Base Unit):**
hosts up to 12×12 tiles/4SPIROCs
- **HCAL Slab:**
hosts 6 HBUs in a row

Mechanical Concept


- Barrel of HCAL architecture:**
- scintillator-based calorimeter
 - granularity: $3 \times 3 \text{ cm}^2$ tiles
 - SiPM readout (one per tile)

DIMENSIONS ARE APPROVED/FIXED




- **SPIROC chip:**
handles signal from 36 SiPMs
- **HBU (HCAL Base Unit):**
hosts up to 12×12 tiles/4SPIROCs
- **HCAL Slab:**
hosts 6 HBUs in a row
- **CIB (Central Interface Board):**
hosts *DIF CALIB POWER* modules

Subcomponents: SPIROC ASIC




Subcomponents: SPIROC ASIC




Adjustable bias voltage for each SiPM

Subcomponents: SPIROC ASIC




Separate channels for adjustable pre-amplification in low/high gain mode of input signal


Subcomponents: SPIROC ASIC



Subcomponents: SPIROC ASIC




Subcomponents: SPIROC ASIC




...autotrigger (to eventually hold the analogue shaped signal)

Subcomponents: SPIROC ASIC




plus digital stage (not shown here) to synchronise acquisition/readout with ILC timing

Subcomponents: SPIROC ASIC



- Designed/developed by LAL (Paris)
 - Handle 36 input signals (36 SiPMs)
 - Internal ADC, autotrigger mode, low power dissipation
 - Commissioning ongoing at DESY (strong support from LAL and Heidelberg)
- ⇒ Results on analogue part finalized in [arXiv:0911.1566/EUDET-Report-2009-05](https://arxiv.org/abs/0911.1566)


Subcomponents: HBU (HCAL Base Unit)



Two setups in operation (one in Lab., one in Test-beam area)

Subcomponents: HBU (HCAL Base Unit)




- Both HBUs assembled with tiles in the SPIROC 2 regions




Some positions
are empty
(tiles do not fit!)

Reflecting foil

Test Beam Campaign at DESY (2010)




Data Acquisition Chain



- All system running under Linux (SL5)
- DAQ performed through VNC connections



DAQ and Online Monitoring



LabView Based

- ⇒ Temporary solution until official CALICE DAQ is ready
- ⇒ Readout speed dominated by serial2USB interface in DIF (forseen for debugging)

DAQ and Online Monitoring



LabView Based

- ⇒ Temporary solution until official CALICE DAQ is ready
- ⇒ Readout speed dominated by serial2USB interface in DIF (forseen for debugging)

Written from scratch to fit current test-beam data structure

- ⇒ Scalable with nr. of SPIROCs

DAQ Operational Modes

Three major trigger modes foreseen

External Trigger (start of Spill sequence) to validate events

⇒ generates gate to accept trigger events

⇒ mode for commissioning setup in test-beam

ASIC in auto-trigger mode

⇒ every event above $1/2$ MIP is collected

— SPIROC read out when all 16 memory slots are filled

⇒ Scheme to test ILC mode

Internal trigger to validate events


⇒ Calibration mode (as for LED-induced single-pixel spectra)

In the following, preliminary results in calibration mode and with external trigger are presented


Commissioning: Preliminary Results

Noise Measurements

Need also to check uniformity between channels



$$2 \text{ ADC} = 0.68 \text{ mV}$$





- Overall characteristic is fine, but much higher noise on ASIC 1
- To be done: mV conversion to charge (from datasheet: $4 \cdot 10^5 e \approx 26 \text{ ADC}$)
Understand ASIC 1 high-noise

Commissioning: Preliminary Results

Noise Measurements

Dependence on the ASIC gain (feedback capacitance)




Overall characteristic is fine, but much higher noise on ASIC 1

Commissioning: Preliminary Results

Noise Measurements

Noise with and without SiPM switched on




 Noise is SiPM dominated

Commissioning: Preliminary Results

Determination of the peaking time

Using LED light (with MIPs on-going)





Due to setting hard-coded in FPGA

Commissioning: Preliminary Results

Determination of the peaking time

Using LED light (with MIPs on-going)




Due to setting hard-coded in FPGA

🔴 Uniformity appears reasonable (scan performed with coarse 5 ns steps)

Commissioning: Preliminary Results

Gain Measurement for 51 channels: in lab. test-bench





🔴 Large spread in gain \implies consistent with ITEP datasheet on SiPMs

Commissioning: Preliminary Results

Single Pixel Spectra

Using LED light for Gain determination



ASIC 0; Channel 11

🔴 More statistics planned for a stable and precise multi-gaussian fit

Redesigns and Planned Replacements

● HBU to be redesigned according to size of tiles arriving from ITEP

⇒ tiles better shaped; no more size mismatch

⇒ will host 4 SPIROC2 (new subversion from LAL)

→ See De La Taille's presentation at this Workshop

⇒ new LED system (optimized by Wuppertal Group)

● CIB redesigned according to 'agreed/fixed' board dimensions

● Goal to have an entire slab readout to commission

⇒ Eventually, within the EUDET project, a detector layer with about 2200 channels will be realized to investigate e.g.

— Electronic signal transport and integrity over full length of readout lines

— Calorimeter signal uniformity over the full area

A lot of work ahead!!

Summary and Outlook

● Technological prototypes for the AHCAL in full operation

⇒ two HBU setups ready

⇒ one setup already in test-beam area at DESY for commissioning

⇒ Labview-based DAQ used; waiting for the official CALICE DAQ

⇒ software for monitoring data-taking developed

⇒ preliminary results presented

Summary and Outlook

● Technological prototypes for the AHCAL in full operation

⇒ two HBU setups ready

⇒ one setup already in test-beam area at DESY for commissioning

⇒ Labview-based DAQ used; waiting for the official CALICE DAQ

⇒ software for monitoring data-taking developed

⇒ preliminary results presented

● Power-cycling should be tested

● Redesigning on-going

⇒ implement new LED system

⇒ stick to finalized/approved dimensions


● Modification/improvement of DAQ/Monitoring software according to needs of the test-beam campaign

More to come from the AHCAL; stay tuned!

Back Slides

SiPM/Scintillator Characteristics

SiPM: novel multi-pixel photo-multiplier
operated in Geiger mode
 \Rightarrow B -field proof, small




Optimization of scintillator size to $3 \times 3 \text{ cm}^2$
 \Rightarrow confirmed by Monte Carlo simulation





Wavelength shifter

SiPM: Single-peak spectrum with External Trigger


- Measurement done during SPIROC2 commissioning in Lab.; using SiPM Nr. 753
- SPIROC operated in HG mode with 100 fF variable capacitance and 25 ns shaping time
- External hold (from pulse generator)



SPIROC 2 Commissioning (2009)




HBU-HBU Interconnection



Flexlead:


- rigid at connector (80 pins) sides
- flexible in between HBUs
- bended flexlead allows HBU-HBU displacement of $\pm 100\mu\text{m}$

Subcomponents: HBU (HCAL Base Unit)



Subcomponents: HBU (HCAL Base Unit)

Module cross-section:



4.9 mm HBU height constrained by chip size

⇒ reduction obtained using SPIROC2 (with height 1.4 mm)
(SPIROC2 here shown with 1 mm; SPIROC1 = 4.3 mm)

Power dissipation: cooling system not foreseen

per channel:

— SiPM: $15\mu\text{W}$ (always on)


— SPIROC: $25\mu\text{W}$

— calibration electronics: $23\mu\text{W}$

⇒ effective dissipation sizably reduced keeping SPIROC/calib. electronics off
between two ILC train crossing (on during 1% of ILC duty time)

✓ even more, considering calibrations done realistically only every few minutes

Subcomponents: CIB (Central Interface Board)



POWER module

- Provides +3.5, +5 V, bias voltages & ground to HBUs (and SiPMs therein)

CALIB(ration) module

- Drives/regulates calibration electronics (LED + charge injection) inside HBUs

DIF module

- External world ↔ HBU interface
- Readout/control of ASICs

🔴 Differently from HBU case, here cooling is foreseen (it is located outside detector)