


LIR


Si-W ECAL for EUDET

Rémi Cornat
Franck Gastaldi
Antoine Mathieu
Michel Bercher

Leimeng Yu (student)
Faez Mohd-Soffi (student)
Chi-Chung Hsieh (student)




First SLAB prototype assembled (03/07/09)



CMD generation through HDMI

- Two cascaded DCC
 - USB – DIF-LDA-DIF-LDA-DIF
- Fast commands
- Block transfer commands (few tested)
- Unfortunately we changed test room
 - Only fast commands are working now

DIF : basic version



Decorelated functions
Each with its FSM,
RAM,...

Unified
format

« transparent » use of one
of the COM interface

The code is being
developed and tested

Fully driven thanks to
commands

Compliant with DIF
specs. document

Dev. environment

- File lists
- LDA emulator
 - Bypass port (sim only)
 - USB
 - LDA module (to be updated soon)
 - Already exist for the DCC dev.
- Cadence NC (IUS)
- Modelsim
- Synplify + ISE

HDL

- Use of RECORD types
 - Bundle of signals
 - Ports of same direction
 - Very readable code
 - Hierarchy automatically updated
 - Easy modifications
- Agreement ?

```
type slabsc_t is record
  srout_int    : std_logic;
  srin_int     : std_logic;
  clk_int      : std_logic;
  resetn_int   : std_logic;
  load_int     : std_logic;
end record;
```

I/O bloc

Data flow ?

- I/O bloc
- Downstream
 - RX port
 - PKT decoder (header decoder)
 - Data flow directed to
 - FCMD
 - CMD
 - DATA
 - DATA : adresses for final receiver ?
- Upstream
 - Data generation in functions
 - Packet formatter
 - Packet queue
 - Packet mux
 - Send queue
 - TX port

Questions

- I/O port select
 - USB poweren
 - Activity
- Standard internal interfaces
- RST
- Main FSM : state transition conditions
- CMD acknowledge
- DIF registers ?
- Use of the SC ram
- ...